

Application Report SBAA210-May 2014

Using the Sequencer and Pseudo-Differential Features of the ADS8363

Tom Hendrick

Precision Analog – Energy Solutions Products

ABSTRACT

This application report presents an introduction to the sequencer found in the ADS8363, a dual, 16-bit 2x2 or 4x2 channel simultaneous sampling analog-to-digital converter. The ADS8363 has pin-compatible 14-bit and 12-bit versions, which are the ADS7263 and ADS7223, respectively. This application report explains how to use the sequencer found in these devices as well as how to setup and operate the pseudo-differential mode of operation.

Contents

1	Introduction	2
2	Fully Differential Versus Pseudo-Differential Operation	2
3	Example Manual Channel Selection in Mode 1 (M0 = 0, M1 = 0)	
4	Automatic Channel Sequencing	5
5	Example Auto Channel Sequencing in Mode 3 (M0 = 1, M1 = 0)	
6	Example Auto Channel Sequencing in Mode 3 (M0 = 1, M1 = 0) Using the FIFO	7

List of Figures

1	Fully-Differential MUX Configuration	2
2	Pseudo-Differential MUX Configuration	3
3	Configuration Sequence	4
4	Channel Selection and Conversion Results	4
5	Sequencer Modes	5
6	Auto Sequencing Mode 3 Setup	6
7	Reading Data in Auto Sequence Mode 3	6
8	Auto Sequence With FIFO Initialization	7
9	Starting a Conversion Sequence using FIFO	7
10	Reading Data from the FIFO	8

List of Tables

1 Channel Selection	2
---------------------	---



1 Introduction

The ADS8363 is configurable as a 2x2 channel (with four fully differential inputs) or 4x2 channel (with eight pseudo-differential inputs), simultaneously sampled 16-bit analog-to-digital converter (ADC) capable of sampling at rates up to 1 MSPS. The inputs are grouped in two pairs A and B, with two independent sample and hold circuits followed by two independent successive approximation register (SAR) ADC channels. The conversion results are then presented through two serial data output lines for operation at full speed. For applications using one serial bus, the ADS8363 can be configured to use a single serial output for both A and B channel conversion results. To ease the identification of conversion data when operated in fully differential mode, channel ID bits are inserted into the conversion results ahead of the most significant bit (MSB) output data.

Control of the serial outputs and sampling scheme are accomplished by using dedicated MODE pins M0 and M1. Table 1 shows the pin state with the resultant channel selection method and serial output or outputs used.

Mode	M0 Pin	M1 Pin	Channel Selection	SDOx Used
I	0	0	Manual (via serial data input commands)	SDOA and SDOB
II	0	1	Manual (via serial data input commands)	SDOA only
III	1	0	Automatic sequencing	SDOA and SDOB
IV	1	1	Automatic sequencing	SDOA Only


Table 1. Channel Selection

Control of the ADS8363 is based on a series of five user programmable registers: CONFIG, REFDAC1, REFDAC2, SEQFIFO, and REFCM. This application report focuses on the CONFIG and SEQFIFO registers, which control the channel selection process.

2 Fully Differential Versus Pseudo-Differential Operation

In fully-differential mode (device default at power-up, PDE bit = 0), the input channel selection is controlled by bit, C1, the MSB in the CONFIG register. When C1 = 0, differential pair 0 is selected and the A/B multiplexors switch to CHA0P/CHA0N and CHB0P/CHB0N. When C1 = 1, the multiplexors switch to CHA1P/CHA1N and CHB1P/CHB1N. In differential mode, bit C0 is don't care.


For manual channel selection in either fully-differential mode or pseudo-differential mode, the only bits that need to change under normal operation are bits C1 and C0. This would be the equivalent of transmitting 0x0000 or 0x8000 to the SDI in fully-differential mode. In pseudo-differential mode, transmitting 0x0000, 0x4000, 0x8000, or 0xC000 (changing only the MSBs) allows the user to cycle through all of the input channels.







In pseudo-differential mode (PDE bit is set to 1), input channel selection is controlled by bits C1 and C0, the two MSBs in the CONFIG register. Channel selection follows a standard binary count from 00 to 11. When C[1:0] = 00, the CHA0 and CHB0 inputs are selected and sampled against the common mode or reference inputs depending on the configuration of the REFCM register. When C[1:0] = 01, the multiplexors switch to CHA1 and CHB1. Channels A2 and B2 are switched in when C[1:0] = 10 and channels A3/B3 are switched in when C[1:0] = 11.





To enter pseudo-differential mode, bits R[1:0] must be set to 01 in order to set PDE (bit 6) in the CONFIG register. Setting bits R[1:0] = 01 also allows the user to access the additional registers found in the ADS8363 depending on the state of bits A[3:0]. Note that after the pseudo-differential mode is entered, the ADS8363 will stay in this configuration until a software reset is issued or a power cycle occurs. If bits R[1:0] = 00 or 11, the remaining SDI stream is ignored and no configuration changes take place.

For the examples presented in the following sections, the ADS8363 was configured such that CHA0 was tied to GROUND with CHB3 connected to the 5-V supply. Series resistors were then connected between CHA0 to CHA1, CHA1 to CHA2, and so forth.



Example Manual Channel Selection in Mode 1 (M0 = 0, M1 = 0)

3 Example Manual Channel Selection in Mode 1 (M0 = 0, M1 = 0)

Manual channel selection is controlled by the logic level present at the M0 pin and the applied serial data input (SDI) to the CONFIG register bits C[1:0]. When M0 = 0, the two MSBs applied to the SDI pin determine which channel will be selected at the input multiplexor for the next conversion cycle.

The following sequence of instructions sent to the ADS8363 will allow manual channel selection in pseudo-differential mode of operation:

- (A) Write to the reference buffer registers to turn them ON (default is OFF) send 0x1042 to the SDI pin. This command enables the configuration register update control, sets the PDE bit and sets up the REFDAC1 register to accept data in the next command cycle.
- (B) Write to the REFDAC1 control register send 0x03FF to the SDI pin. This command clears the DAC1 power-down bit and sets the DAC1 value at its maximum level of 2.5 V.
- (C) Enable writing to the REFDAC2 register send 0x1045 to the SDI pin. This repeats the configuration register data and enables access to the REFDAC2 register.
- (D) Write to the REFDAC2 control register send 0x03FF to the SDI pin. This command clears the DAC2 power-down bit and sets the DAC2 value at its maximum level of 2.5 V.

Signal	-2.5us	-2us	-1.5us	-1us	-500ns	T+2.815us	+500ns	+1us , , , , , , , , , , , , ,	+1.5us	+2us	+2.5us
CS											
+SPI Write			03FFh		{ 1045h		{ O3FFh		-{ 0000h	\longrightarrow	-{ 4000h }
SDI											
CLKx		տտուղու	mmmm	ուսուր	www.www	www.	uuuuuuuuu	www.	mmmimm	տուսեր	
RD		1_		٦			1		1		
SDOa											
+SDOa Read			0000h		(091Ah	$\rightarrow \rightarrow \rightarrow$	{ <u>0</u> 916h		-{ <u>20</u> 00h	\longrightarrow	-{ <u>2000h</u> }
SDOb											
+SDOb Read			:0000h	⋺∔──	(<u>0919h</u>		{091Ah		-{ <u>052Ah</u>	$ \longrightarrow + $	-{ <u>052Dh</u> }
BUSY											
CONVST											

(E) Write sequentially 0x0000, 0x4000, 0x8000, and 0xC000 to convert channels CHX_0 through CHX_3 while reading the conversion results on SDOA and SDOB.

Figure 3. Configuration Sequence

Figure 3 depicts the configuration sequence. Figure 4 is captured from step E, where the first CH0 command is sent to the ADS8363.

The red arrows (in Figure 4) show the relationship of the channel selection commands to the output serial data. During the first command cycle, CHA0 and CHB0 are multiplexed into the sample and hold capacitors. The ADS8363 acquires these input signals beginning with the falling edge of BUSY that began at cursor A. The CONVST applied at cursor B begins the conversion process while the 0x4000 command is being sent to the SDI. The first conversion results are then applied to the SDO pin beginning with the CONVST located at cursor C.

Signal	-2.5us	-2us	-1.5us	-1us	-500ns	T+6.755us	+500ns	+1us	+1.5us	+2us	+2.5us
CS											
+SPI Write			4000h		{ 8000h	⋺_≓┼─⊂	COQOH		000j0h		400(h }
SDI											
CLKx		տուտո		ոուն		ոսուրերոսը		ากกกลุ่มกา	Managaman	տուիստ	
RD	Γ	Л									
SDOa				_							
+SDOa Read			8000h				A45Eh		►{	⊇>	(<u>E</u> D12h
SDOb											
+SDOb Read			14B8h		{ 149Ch		38F5h	\rightarrow	{5D6Eh	$\rightarrow +$	{ <u>ZFFFh</u>
BUSY											
CONVST	1	1			1	1		1_		1	

Figure 4. Channel Selection and Conversion Results



4 Automatic Channel Sequencing

Auto channel sequencing is also controlled by the state of the logic level applied to the M0 pin. When M0 = 1, access to the various sequencing options is available through the SEQFIFO register. To enter the SEQFIFO register, the data transmitted to the SDI input must allow access to the CONFIG register by setting R[1:0] = 01 and enable writing of the SEQFIFO register by setting A[3:0] to 1001.

The SEQFIFO register allows the ADS8363 user to influence the:

- Behavior of the CONVST input pin and BUSY output pin
- Length of a conversion sequence
- Number and order of channels to be converted
- Depth of the FIFO in burst read mode if the FE bit is set in the CONFIG register

SEQFIFO bits [15:14] are the sequencer mode selection bits S[1:0]. When S[1:0] = 0x, the CONVST input must toggle with each channel to be converted. The BUSY output will toggle with each conversion defined in the sequence. When S[1:0] = 10, a single CONVST will initialize the conversion process for all channels defined in the sequence with an individual BUSY output for each conversion that takes place. Finally, when S[1:0] = 11, a single CONVST input will trigger the conversion of each channel in the sequence with one BUSY output pulse that stays high through the conversion of all channels defined in the sequence. Figure 5 shows the behavior of the CONVST input and BUSY output based on the setting of S[1:0].

S1 = '0' CONVST	1
S1 = '1', S0 = '0' CONVST	
S1 = '1', S0 = '1' CONVST BUSY	1

Figure 5. Sequencer Modes



Example Auto Channel Sequencing in Mode 3 (M0 = 1, M1 = 0)

5 Example Auto Channel Sequencing in Mode 3 (M0 = 1, M1 = 0)

The following sequence of instructions sent to the ADS8363 allows automatic channel sequencing in pseudo-differential mode of operation (see Figure 6):

- (A) Write to the reference buffer registers to turn them ON (default is OFF) send 0x1042 to the SDI pin. This command enables the configuration register update control, sets the PDE bit, and sets up the REFDAC1 register to accept data in the next command cycle.
- (B) Write to the REFDAC1 control register send 0x03FF to the SDI pin. This command clears the DAC1 power-down bit and sets the DAC1 value at its maximum level of 2.5 V.
- (C) Enable writing to the REFDAC2 register send 0x1045 to the SDI pin. This repeats the configuration register data and enables access to the REFDAC2 register.
- (D) Write to the REFDAC2 control register send 0x03FF to the SDI pin. This command clears the DAC2 power-down bit and sets the DAC2 value at its maximum level of 2.5 V.
- (E) Write to the CONFIG register and enable access to the SEQFIFO register send 0x1049 to the SDI pin. This command retains the configuration data and sets up the SEQFIFO register to accept data in the next command cycle.
- (F) Write to the SEQFIFO control register send 0xB1B0 to the SDI pin. This command allows a single CONVST input to be applied to convert the entire sequence. It also provides a BUSY output for each conversion in the sequence. The sequence length is set to four and the channel conversion order is set to CHA0/B0, CHA1/B1, CHA2/B2, and finally CHA3/B3.

Signal	-2.5us	-2us	-1.5us	-1us , , , , , Ç ,	-500ns	T+2.84us	+500ns	+1us	+1.5us	+2us	+2.5us
CS	T										
+SPI Write			03FFh		1045h		{ 03FFh		-{ <u>104</u> 9h}-		-{
SDI											
CLKx		տուտու	www.www	տուրուլու		տումը	mmmm	ուստել		ուի	
RD		7_		1_		7					
SDOa											
+SDOa Read		$\rightarrow \rightarrow \rightarrow \leftarrow$	0000h		0000h		{ <u> 0000h</u>]	-(000h)-		-{
SDOP											
+SDOb Read		\rightarrow	0000h		0000h		{000h]	-(<u>00(0h</u>)-		-{
BUSY											
CONVST											

Figure 6. Auto Sequencing Mode 3 Setup

Figure 7 shows the conversion read process. For each conversion cycle, the BUSY pin toggles low when the process is complete. The RD input is applied and the serial data is output through SDOA and SDOB starting from CHO and progressing through CH3. As seen in Figure 7, if RD is applied without pulsing the CONVST again, the last conversion results are repeated on the outputs.

Signal	-2.5us -2us	-1.5us -1us	-500ns T+8 Ç.,	.625us +500ns ↓ D	+1us	+1.5us +2u	is +2.5us
CS							
+SPI Write	0000h }					-{	{ q000h)
SDI							
CLKx							
RD				1		1	
SDOa							
+SDOa Read	0000h}		(C92Ch	\rightarrow	-{	{ ED28h)
SDOP							
+SDOb Read	0000h			5D87h	\rightarrow	-{ <u>7FFFh</u> }	
BUSY							
CONVST							

Figure 7. Reading Data in Auto Sequence Mode 3



6 Example Auto Channel Sequencing in Mode 3 (M0 = 1, M1 = 0) Using the FIFO

The following sequence of instructions sent to the ADS8363 will allow automatic channel sequencing in pseudo-differential mode of operation:

- (A) Write to the reference buffer registers to turn them ON (default is OFF) send 0x1342 to the SDI pin. This command enables the configuration register update control, sets the PDE bit, the FIFO enable bit, the SR bit, and sets up the REFDAC1 register to accept data in the next command cycle.
- (B) Write to the REFDAC1 control register send 0x03FF to the SDI pin. This command clears the DAC1 power-down bit and sets the DAC1 value at its maximum level of 2.5 V.
- (C) Enable writing to the REFDAC2 register send 0x1345 to the SDI pin. This repeats the configuration register data and enables access to the REFDAC2 register.
- (D) Write to the REFDAC2 control register send 0x03FF to the SDI pin. This command clears the DAC2 power-down bit and sets the DAC2 value at its maximum level of 2.5 V.
- (E) Write to the CONFIG register and enable access to the SEQFIFO register send 0x1349 to the SDI pin. This command retains the configuration data and sets up the SEQFIFO register to accept data in the next command cycle.
- (F) Write to the SEQFIFO control register send 0xF1B0 to the SDI pin. This command allows a single CONVST input and single BUSY output for the entire sequence. The sequence length is set to four and the channel conversion order is set to CHA0/B0, CHA1/B1, CHA2/B2, and finally CHA3/B3.

Signal	-2.5us	-2us	-1.5us	-1us	-500ns	T+2.795us	+500ns	+1us	+1.5us	+2us	+2.5us
Jigha				. Ç		<u>, , ∔ , P</u>		지 이 문 이문이		and the second	a second second second
CS											
+SPI Write			-{ 03FFh		-{		–{ Ö3FFh		1349h	$\rightarrow + +$	{ <u>F1β0h</u> }-
SDI											
CLKx		տուստու		սոսնուլ	ուսունուսո	տուփուղ		ուսուսու	nnntinnn	ոսուրուն	
RD			1		1		1	1			
SDOa											
+SDOa Read			-{0000h	\longrightarrow	-{		-{ <u>0000h</u>		0000h		{ <u>000h</u> }-
SDOb											
+SDOb Read			-{ <u>:0000h</u>		-{;0000h		-{		0000h		{ <u> 0000h</u> }-
BUSY											
CONVST											

Figure 8. Auto Sequence With FIFO Initialization

Figure 8 shows the configuration sequence. After the configuration is complete, a single CONVST is applied to the ADS8363, which initiates the conversion of all eight pseudo-differential inputs as depicted in Figure 9.

Signal	-2.5us	-2us	-1. A	5us	-1us	-500n:	8	T+7.71us	+500ns		+1us	+1.5us	+2us	+2.5us
CS														
+SPI Write	F1B0h		0000h		0000h		0000h		0000ĥ		0000h		0,000h	
SDI														
CLKx	าปการการการการการการการการการการการการการก	ուսունու	ากกกกก	ստող	ուսուսուս	uuunin		սորոսո	MMMM	MMM	Մուսուս	ոսփուս	ոսուրուսո	
RD												ſ_		
SDOa														
+SDOa Read			0000h	\square	0000h		0000h		0000h		0000h	$ \rightarrow $	805Fh	}-{AE7Fh
SDOb														
+SDOb Read		$\rightarrow \leftarrow$	0000h		0000h		0000h		0000h		0000h		3044h	
BUSY														
CONVST														

Figure 9. Starting a Conversion Sequence using FIFO

After BUSY returns low, the conversion results from channels A0 through B3 are presented to the SDOA and SDOB outputs.



Example Auto Channel Sequencing in Mode 3 (M0 = 1, M1 = 0) Using the FIFO

www.ti.com

Signal	-2.	5us -2	us -	1.5us	-1us	-500ns	T+11.85us	+500	ns	+1us	+1.5us	+2	us	+2.5us	
Jigha	1. 1. 1. A. A.						an a 🕂 a a					10 A. A.			1.0
CS															
+SPI Write	0000h }	-{ 0000h	\rightarrow	, 0000h	\rightarrow		0000h		0000h		0000jh		0000h		0000h
SDI															
CLKx	mmm	mmmm	MMMMM	uuuu	mminnn	mmmm		տուն	uuuuu	ninnn	nnnnnn			www	MMM
RD		7													
SDOa															
+SDOa Read	0000h }	-{ <u>8000h</u>		A476h	\longrightarrow		EØ36h		0000h		0000h	\rightarrow	0000h		0000h
SDOP															
+SDOb Read	0000h }	-{	\longrightarrow	388Eh	$\rightarrow \leftarrow$	5D95h	7FFFh		0000h		0000h		0000h		0000h
BUSY															
CONVST															

Figure 10. Reading Data from the FIFO

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated