



## **PCM1718E**

# Sound Stereo Audio DIGITAL-TO-ANALOG CONVERTER

### **FEATURES**


- ACCEPTS 16- or 18-BIT I<sup>2</sup>S, OR 18-BIT NORMAL INPUT DATA
- COMPLETE STEREO DAC: 8X Oversampling Digital Filter Multi-Level Delta-Sigma DAC Analog Low Pass Filter Output Amplifier
- HIGH PERFORMANCE:
   -90dB THD+N
   96dB Dynamic Range
   100dB SNR
- SYSTEM CLOCK: 256fs or 384fs
- WIDE POWER SUPPLY: +2.7V to +5.5V
- SELECTABLE FUNCTIONS: Soft Mute
   Digital De-emphasis
- SMALL 20-PIN SSOP PACKAGE

### DESCRIPTION

The PCM1718 is a complete low cost stereo, audio digital-to-analog converter, including digital interpolation filter, 3rd-order delta-sigma DAC, and analog output amplifiers. PCM1718 is fabricated on a highly advanced  $0.6\mu$  CMOS process. PCM1718 accepts 18-bit normal input data format, or 16- or 18-bit I²S data format.

The digital filter performs an 8X interpolation function, as well as special functions such as soft mute and digital de-emphasis.

PCM1718 is suitable for a wide variety of cost-sensitive consumer applications where good performance is required. Its low cost, small size, and single power supply make it ideal for BS tuners, keyboards, MPEG audio, PCMCIA audio cards (ZV port), MIDI applications, and set-top boxes.



International Airport Industrial Park • Mailing Address: FOBox11400, Tucson, AZ 85734 • Street Address: 6730S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: ERCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

## **SPECIFICATIONS**


All specifications at +25°C, +V<sub>CC</sub> = +V<sub>DD</sub> = +5V, fs = 44.1kHz, and 18-bit input data, SYSCLK = 384fs, unless otherwise noted. Measurement bandwidth is 20kHz.

			PCM1718E			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
RESOLUTION		16		18	Bits	
DIGITAL INPUT/OUTPUT						
Logic Family			CMOS			
Input Logic Level:		700/ -11/			.,	
$V_{IH}^{(2)}$ $V_{IL}^{(2)}$		70% of V <sub>DD</sub>		30% of V <sub>DD</sub>	V V	
V <sub>IL</sub> (3)		70% of V <sub>DD</sub>		30 % OI V <sub>DD</sub>	V	
V <sub>IL</sub> (3)				30% of V <sub>DD</sub>	V	
V <sub>IH</sub> <sup>(4)</sup>		64% of V <sub>DD</sub>		00	V	
$V_{IL}^{(4)}$				28% of V <sub>DD</sub>	V	
Input Logic Current:						
I <sub>IH</sub> (5)				-6.0	μA 	
I <sub>IL</sub> (5) I <sub>IH</sub> (6)				-120 -2	μA μA	
I <sub>IL</sub> (6)				0.02	μΑ	
I <sub>IH</sub> <sup>(4)</sup>	V <sub>IN</sub> = 3.2V			40	μΑ	
III I <sub>IL</sub> (4)	$V_{IN} = 1.4V$			-40	μΑ	
Output Logic Level: (+V <sub>DD</sub> = +5V)						
V <sub>OH</sub> <sup>(7)</sup>	$I_{OH} = -5mA$	3.8			V	
V <sub>OL</sub> (7)	$I_{OL} = +5mA$			1.0	V	
V <sub>OL</sub> (8)	$I_{OL} = +5mA$		l 	1.0	V	
Interface Format			electable Normal,			
Data Format Sampling Frequency		16/18 Bits MSI	3 First Binary Two 44.1	's Complement 48	kHz	
Sampling Frequency System Clock Frequency	256fs/384fs	8.192/12.288	11.2896/16.9344	12.288/18.432	MHz	
DC ACCURACY	20013/00413	0.132/12.200	11.2030/10.3344	12.200/10.402	1711 12	
Gain Error			±1.0	±5.0	% of FSF	
Gain Mismatch Channel-to-Channel			±1.0	±5.0	% of FSR	
Bipolar Zero Error	V <sub>O</sub> = 1/2 V <sub>CC</sub> at Bipolar Zero		±30		mV	
DYNAMIC PERFORMANCE(1)	$V_{CC} = +5V, f = 991Hz$					
THD+N at FS (0dB)			-90	-80	dB	
THD+N at -60dB			-34		dB	
Dynamic Range	EIAJ, A-weighted	90	96		dB	
Signal-To-Noise Ratio	EIAJ, A-weighted	92	100		dB	
Channel Separation		90	97 ±0.5		dB dB	
Level Linearity Error (–90dB)	V +2V 5 004H=		±0.5		иь	
DYNAMIC PERFORMANCE <sup>(1)</sup> THD+N at FS (0dB)	$V_{CC} = +3V, f = 991Hz$		-86		dB	
Dynamic Range	EIAJ, A-weighted		91		dB	
Signal-To-Noise Ratio	EIAJ, A-weighted		94		dB	
DIGITAL FILTER PERFORMANCE						
Pass Band Ripple				±0.17	dB	
Stop Band Attenuation		-35			dB	
Pass Band				0.445	fs	
Stop Band	//- 00H I- 40H I-)	0.555		.0.55	fs	
De-emphasis Error	$(fs = 32kHz \sim 48kHz)$	-0.2	11.125/fs	+0.55	dB	
Delay Time (Latency)  ANALOG OUTPUT		+	11.120/15		sec	
Voltage Range	FS (0dB) OUT		62% of V <sub>CC</sub>		Vp-p	
Load Impedance	10 (000) 001	5	0270 OI VCC		vp-p kΩ	
Center Voltage			50% of V <sub>CC</sub>		V	
POWER SUPPLY REQUIREMENTS						
Voltage Range:	+V <sub>CC</sub>	+2.7		+5.5	VDC	
-	+V <sub>DD</sub>	+2.7		+5.5	VDC	
Supply Current: +I <sub>CC</sub> +I <sub>DD</sub> <sup>(9)</sup>	$+V_{CC} = +V_{DD} = +5V$		18.0	25.0	mA	
	$+V_{CC} = +V_{DD} = +3V$		9.0	15.0	mA	
Power Dissipation	$+V_{CC} = +V_{DD} = +5V$		90	125	mW	
	$+V_{CC} = +V_{DD} = +3V$		27	45	mW	
TEMPERATURE RANGE						
Operation Storage		-25 55		+85	°C	
Storage	1	-55		+100	°C	

NOTES: (1) Tested with Shibasoku #725 THD. Meter 400Hz HPF, 30kHz LPF On, Average Mode with 20kHz bandwidth limiting. (2) Pins 4, 5, 6, 14: LRCIN, DIN, BCKIN, FORMAT. (3) Pins 15, 16, 17, 18: RSTB, DM0, DM1, MUTE (Schmitt trigger input). (4) Pin 1: XTI. (5) Pins 15, 16, 17, 18: RSTB, DM0, DM1, MUTE (if pull-up resistor is used). (6) Pins 4, 5, 6: LRCIN, DIN, BCKIN (if pull-up resistor is not used). (7) Pin 19: CLKO. (8) Pin 7: ZERO. (9) No load on pins 19 (CLKO) and 20 (XTO).



#### PIN CONFIGURATION



#### **PACKAGE INFORMATION**

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>		
PCM1718E	20-Pin SSOP	334-1		

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

#### **ABSOLUTE MAXIMUM RATINGS**

Power Supply Voltage	+6.5V
+V <sub>CC</sub> to +V <sub>DD</sub> Difference	±0.1V
Input Logic Voltage	0.3V to (V <sub>DD</sub> + 0.3V)
Power Dissipation	200mW
Operating Temperature Range	–25°C to +85°C
Storge Temperature	55°C to +125°C
Lead Temperature (soldering, 5s)	+260°C
Thermal Resistance, θ <sub>JA</sub>	+70°C/W

#### **PIN ASSIGNMENTS**

	ASSIGN						
PIN	NAME	FUNCTION					
Data	a Input Interface Pins						
4	LRCIN	Sample Rate Clock Input. Controls the update rate (fs).					
5	DIN	Serial Data Input. MSB first, right justified (Sony format, 18 bits) or I <sup>2</sup> S (Philips format, 16 or 18 bits).					
6	BCKIN	Bit Clock Input. Clocks in the data present on DIN input.					
Mode	Control a	nd Clock Signals					
1	Oscillator Input (External Clock Input). For an internal clock, tie XTI to one side of the crystal oscillator. For an external clock, tie XTI to the output of the chosen external clock.						
14(1)	FORMAT	A "HIGH" selects I <sup>2</sup> S input data format, and a "LOW" selects Normal (Sony) input data format.					
16(1)	DM0	De-emphasis selection.					
17(1)	DM1	De-emphasis selection.					
18 <sup>(1)</sup>	MUTE	Soft Mute Control. When set "LOW", the outputs are muted.					
19	CLKO	Buffered Output of Oscillator. Equivalent to XTI.					
20	хто	Oscillator Output. When using the internal clock, tie to the opposite side (from pin 1) of the crystal oscillator. When using an external clock, leave XTO open.					
Oper	ational Cor	ntrols and Flags					
7	ZERO	Infinite Zero Detection Flag, open drain output. When the input is continuously zero for 65,536 cycles of BCKIN, ZERO is "LOW".					
15 <sup>(1)</sup>	RSTB	Resets DAC operation with an active "LOW" pulse.					
Anal	og Output I	Functions					
8	D/C_R	Right Channel Output Amplifier Common. Bypass to ground with 10μF capacitor.					
9	V <sub>OUT</sub> R	Right Channel Analog Output. $V_{OUT}$ max = 0.62 x $V_{CC}$ .					
12	V <sub>OUT</sub> L	Left Channel Analog Output. $V_{OUT}$ max = 0.62 x $V_{CC}$ .					
13	D/C_L	Left Channel Output Amplifier Common. Bypass to ground with 10μF capacitor.					
Power Supply Connections							
2	DGND	Digital Ground.					
3	V <sub>DD</sub>	Digital Power Supply (+5V or +3V).					
10	AGND	Analog Ground.					
11	11 V <sub>CC</sub> Analog Power Supply (+5V or +3V).						
NOTE: (1) With internal pull-up.							


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.





## **TYPICAL PERFORMANCE CURVES**


At T<sub>A</sub> = +25°C, V<sub>S</sub> = +5V, R<sub>L</sub> = 100 $\Omega$ , C<sub>L</sub> = 2pF, and R<sub>FB</sub> = 402 $\Omega$ , unless otherwise noted.


#### **DYNAMIC PERFORMANCE**
















## TYPICAL PERFORMANCE CURVES


At  $T_A$  = +25°C,  $V_S$  = +5V,  $R_L$  = 44.1kHz,  $f_{SYS}$  = 384fs, and 18-bit input data, unless otherwise noted.


#### **DIGITAL FILTER**




















#### SYSTEM CLOCK

The system clock for PCM1718 must be either 256fs or 384fs, where fs is the audio sampling frequency (typically 32kHz, 44.1kHz, or 48kHz). The system clock is used to operate the digital filter and the modulator.

The system clock can be either a crystal oscillator placed between XTI (pin 1) and XTO (pin 20), or an external clock input to XTI. If an external system clock is used, XTO is open (floating). Figure 1 illustrates the typical system clock connections.

PCM1718 has a system clock detection circuit which automatically senses if the system clock is operating at 256fs or 384fs. The system clock should be synchronized with LRCIN (pin 4) clock. LRCIN (left-right clock) operates at the sampling frequency fs. In the event these clocks are not synchronized, PCM1718 can compensate for the phase dif-

ference internally. If the phase difference between left-right and system clocks is greater than 6 bit clocks (BCKIN), the synchronization is performed internally. While the synchronization is processing, the analog output is forced to a DC level at bipolar zero. The synchronization typically occurs in less than 1 cycle of LRCIN.

#### **DATA INTERFACE FORMATS**

Digital audio data is interfaced to PCM1718 on pins 4, 5, and 6—LRCIN (left-right clock), DIN (data input) and BCKIN (bit clock). PCM1718 can accept both normal and I<sup>2</sup>S data formats. Normal data format is MSB first, two's complement, right-justified. I<sup>2</sup>S data is compatible with Philips serial data protocol. Figures 3 and 4 illustrate the input data formats.




FIGURE 1. Internal Clock Circuit Diagram and Oscillator Connection.




FIGURE 2. External Clock Timing Requirements.

#### **FUNCTIONAL CONTROLS**

PCM1718 allows the user to control the input data format, soft mute, and digital de-emphasis frequency. Table I illustrates the selectable functions:

FUNCTION	CONTROL PIN
Data Input Format Normal I <sup>2</sup> S	FORMAT (Pin 14)
De-emphasis 32kHz 44.1kHz 48kHz	DM0, DM1 (Pins 16, 17)
Soft Mute	MUTE (Pin 18)
Reset	RSTB (Pin 15)

TABLE I. Selectable Functions.






FIGURE 3. "Normal" Data Input Timing.




FIGURE 4. "I2S" Data Input Timing.




FIGURE 5. Data Input Timing.

#### **Data Format**

A "HIGH" on pin 14 (FORMAT) sets the input format to I<sup>2</sup>S, and a "LOW" sets the format to Normal (MSB-first, right-justified Sony format).

#### **Soft Mute**

A "LOW" on pin 18 (MUTE) causes both outputs to be muted. This muting is done in the digital domain so there is no audible "click" when the soft mute is enacted.

#### **De-Emphasis**

PCM1718 allows for digital de-emphasis for all three standard sampling frequencies:

DM1 (Pin 17)	DM0 (Pin 16)	De-Emphasis Mode
0	0	OFF
0	1	48kHz
1	0	44.1kHz
1	1	32kHz



7

#### Reset

PCM1718 has both internal power on reset circuit and the RSTB-pin (pin 15) which accepts external forced reset by RSTB = LOW. For internal power on reset, initialize (reset) is done automatically at power on  $V_{DD} > 2.2V$  (typ). During internal reset = LOW, the output of the DAC is invalid and the analog outputs are forced to  $V_{CC}/2$ . Figure 6 illustrates the timing of internal power on reset.

For the RSTB-pin, PSTB-pin accepts external forced reset by RSTB = L. During RSTB = L, the output of the DAC is invalid and the analog outputs are forced to  $V_{CC}/2$  after internal initialize (1024 system clocks count after RSTB = H.) Figure 7 illustrates the timing of RSTB-pin reset.




FIGURE 6. Internal Power-On Reset Timing.




FIGURE 7. RSTB-Pin Reset Timing.




FIGURE 8. Typical Connection Diagram of PCM1718.

## POWER SUPPLY CONNECTIONS

PCM1718 has two power supply connections: digital  $(V_{DD})$  and analog  $(V_{CC})$ . Each connection also has a separate ground. If the power supplies turn on at different times, there is a possibility of a latch-up condition. To avoid this condition, it is recommended to have a common connection between the digital and analog power supplies. If separate supplies are used without a common connection, the delta between the two supplies during ramp-up time must be less than 0.6V.

An application circuit to avoid a latch-up condition is shown in Figure 9.




FIGURE 9. Latch-up Prevention Circuit.

#### BYPASSING POWER SUPPLIES

The power supplies should be bypassed as close as possible to the unit. Refer to Figure 8 for optimal values of bypass capacitors.

### THEORY OF OPERATION

The delta-sigma section of PCM1718 is based on a 5-level amplitude quantizer and a 3rd-order noise shaper. This section converts the oversampled input data to 5-level delta-sigma format.

A block diagram of the 5-level delta-sigma modulator is shown in Figure 10. This 5-level delta-sigma modulator has the advantage of stability and clock jitter sensitivity over the typical one-bit (2 level) delta-sigma modulator.

The combined oversampling rate of the delta-sigma modulator and the internal 8-times interpolation filter is 48fs for a 384fs system clock, and 64fs for a 256fs system clock. The theoretical quantization noise performance of the 5-level delta-sigma modulator is shown in Figure 11.






FIGURE 11. Quantization Noise Spectrum.




FIGURE 10. 5-Level  $\Delta\Sigma$  Modulator Block Diagram.



## APPLICATION CONSIDERATIONS

#### **DELAY TIME**

There is a finite delay time in delta-sigma converters. In A/D converters, this is commonly referred to as latency. For a delta-sigma D/A converter, delay time is determined by the order number of the FIR filter stage, and the chosen sampling rate. The following equation expresses the delay time of PCM1718:

$$T_D = 11.125 \times 1/fs$$

For fs = 44.1kHz, 
$$T_D = 11.125/44.1$$
kHz = 251.4 $\mu$ s

Applications using data from a disc or tape source, such as CD audio, CD-Interactive, Video CD, DAT, Minidisc, etc., generally are not affected by delay time. For some professional applications such as broadcast audio for studios, it is important for total delay time to be less than 2ms.

#### **OUTPUT FILTERING**

For testing purposes all dynamic tests are done on the PCM1718 using a 20kHz low pass filter. This filter limits the measured bandwidth for THD+N, etc. to 20kHz. Failure to use such a filter will result in higher THD+N and lower SNR and Dynamic Range readings than are found in the specifications. The low pass filter removes out of band noise. Although it is not audible, it may affect dynamic specification numbers.

The performance of the internal low pass filter from DC to 24kHz is shown in Figure 12. The higher frequency rolloff of the filter is shown in Figure 13. If the user's application has the PCM1718 driving a wideband amplifier, it is recommended to use an external low pass filter. A simple 3rd-order filter is shown in Figure 14. For some applications, a passive RC filter or 2nd-order filter may be adequate.




FIGURE 12. Low Pass Filter Frequency Response.




FIGURE 13. Low Pass Filter Frequency Response.




FIGURE 14. 3rd-Order LPF.






FIGURE 15. Test Block Diagram.

#### **TEST CONDITIONS**

Figure 15 illustrates the actual test conditions applied to PCM1718 in production. The 11th-order filter is necessary in the production environment for the removal of noise resulting from the relatively long physical distance between the unit and the test analyzer. In most actual applications, the 3rd-order filter shown in Figure 14 is adequate. Under normal conditions, THD+N typical performance is –70dB with a 30kHz low pass filter (shown here on the THD meter), improving to –89dB when the external 20kHz 11th-order filter is used. For cost-sensitive applications, a single RC filter, as shown in Figure 18, may be adequate.

## EVALUATION FIXTURES DEM-PCM1718

This evaluation fixture is primarily intended for quick evaluation of the PCM1718's performance. DEM-PCM1718 can accept either an external clock or a user-installed crystal oscillator. All of the functions can be controlled by on-board switches. DEM-PCM1718 does not contain a receiver chip or an external low pass filter. DEM-PCM1718 requires a single +2.7V to +5V power supply.

#### **OUT-OF-BAND NOISE CONSIDERATIONS**

Delta-sigma DACs are by nature very sensitive to jitter on the master clock. Phase noise on the clock will result in an increase in noise, ultimately degrading dynamic range. It is difficult to quantify the effect of jitter due to problems in synthesizing low levels of jitter. One of the reasons delta-sigma DACs are prone to jitter sensitivity is the large quantization noise when the modulator can only achieve two discrete output levels (0 or 1). The multi-level delta-sigma DAC has improved theoretical SNR because of multiple output states. This reduces sensitivity to jitter. Figure 16 contrasts jitter sensitivity between a one-bit PWM type DAC and multi-level delta-sigma DAC. The data was derived using a simulator, where clock jitter could be completely synthesized.




FIGURE 16. Simulation Results of Clock Jitter Sensitivity.




FIGURE 17. Simulation Method for Clock Jitter.




FIGURE 18. RC Output Filter.

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
PCM1718E	Active	Production	SSOP (DB)   20	65   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-	PCM1718E
PCM1718E.B	Active	Production	SSOP (DB)   20	65   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	See PCM1718E	PCM1718E

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
PCM1718E	DB	SSOP	20	65	500	10.6	500	9.6
PCM1718E.B	DB	SSOP	20	65	500	10.6	500	9.6

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025