





**TPS715A** 

SBVS047I - APRIL 2004 - REVISED NOVEMBER 2023

# TPS715A 80-mA, 24-V, 3.2-µA Quiescent Current, Low-Dropout Linear Regulator

### 1 Features

- Input voltage range:
  - 2.5 V to 24 V
- Available output voltage options:
  - Fixed: 1.8 V to 5 V
  - Adjustable: 1.205 V to 15 V
- Output current: Up to 80 mA
- Very low I<sub>O</sub>: 3.2 μA at 80-mA load current
- Overcurrent protection
- Package:
  - 3-mm × 3-mm VSON (DRB)
  - 2-mm × 2-mm WSON (DRV)
- Operating junction temperature: -40°C to +125°C
- For MSP430-specific output voltages see the **TPS715**

# 2 Applications

- Home and building automation
- Retail automation and payment
- **Grid infrastructure**
- Medical applications
- Lighting applications

# 3 Description

The TPS715A low-dropout (LDO) linear voltage regulator is a low quiescent current device that offers the benefits of a wide input voltage range and low-power operation in miniaturized packaging. Thus, the TPS715A is designed for battery-powered applications and as a power-management attachment to low-power microcontrollers.


The TPS715A is available in both fixed and adjustable versions. For more flexibility or higher output voltages, the adjustable version uses external feedback resistors to set the output voltage from 1.205 V to 15 V. The TPS715A LDOs support a low dropout of 650 mV (typ) at 80 mA of load current. The low quiescent current (3.2 µA typically) is stable over the entire range of output load current (0 mA to 80 mA). The TPS715A (new chip) also features an internal soft-start to lower the inrush current. The built-in overcurrent limit helps protect the regulator in the event of a load short or fault.

The TPS715A is available in a 3-mm × 3-mm package for use in high power dissipation applications and a small 2-mm × 2-mm package for hand-held and ultraportable applications. The 3-mm × 3-mm package is also available as a non-magnetic package for medical imaging applications.

**Package Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TPS715A	DRB (VSON, 8)	3 mm × 3 mm
	DRV (WSON, 6)	2 mm × 2 mm

- (1) For more information, see the Mechanical, Packaging, and Orderable Information
- The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application Schematic




Figure 3-1. Quiescent Current vs Load Current for TPS715A (New Chip)



# **Table of Contents**

1 Features	1	7.1 Application Information	15
2 Applications	1	7.2 Typical Applications	
3 Description		7.3 Best Design Practices	
4 Pin Configuration and Functions	2	7.4 Power Supply Recommendations	20
5 Specifications	<u>3</u>	7.5 Layout	<mark>21</mark>
5.1 Absolute Maximum Ratings		8 Device and Documentation Support	22
5.2 ESD Ratings	<u>3</u>	8.1 Device Support	22
5.3 Recommended Operating Conditions	3	8.2 Documentation Support	
5.4 Thermal Information	4	8.3 Receiving Notification of Documentation Update	s <mark>22</mark>
5.5 Electrical Characteristics	<mark>5</mark>	8.4 Support Resources	<mark>22</mark>
5.6 Typical Characteristics	6	8.5 Trademarks	22
6 Detailed Description	12	8.6 Electrostatic Discharge Caution	23
6.1 Overview	12	8.7 Glossary	23
6.2 Functional Block Diagrams	12	9 Revision History	23
6.3 Feature Description	13	10 Mechanical, Packaging, and Orderable	
6.4 Device Functional Modes	14	Information	23
7 Application and Implementation	15		

# **4 Pin Configuration and Functions**




Figure 4-1. DRV Package, 6-Pin WSON (Top View)




Figure 4-2. DRB Package, 8-Pin VSON (Top View)

**Table 4-1. Pin Functions** 

NAME	vs	ON	ws	ON	I/O	DESCRIPTION
INAIVIE	FIXED	ADJ.	FIXED ADJ.		1/0	DESCRIPTION
FB	_	5	_	4	I	In the adjustable configuration, this pin sets the output voltage with the help of the external feedback divider.
GND	4, Pad	4, Pad	3, Pad	3, Pad	_	Ground pin.
IN	1	1	1	1	I	Input supply pin. Use a capacitor with a value of 0.1 µF or larger from this pin to ground. See the <i>Input and Output Capacitor Requirements</i> section for more information.
NC	2, 3, 5, 6,	2, 3, 6, 7	2, 4, 5	2, 5	_	No connect pin. This pin is not connected internally. Connect this pin to ground for best thermal performance, or leave floating.
OUT	8	8	6	6	0	Output of the regulator. For the new chip, a capacitor with a value of 1 µF or larger is required from this pin to ground. (1) See the <i>Input and Output Capacitor Requirements</i> section for more information.

<sup>(1)</sup> The nominal output capacitance must be greater than 0.47 μF. Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than 0.47 μF. The legacy chip is stable for any capacitor value ≥ 0.47 μF.



# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
	V <sub>IN</sub> (for legacy chip only)	-0.3	24	
	V <sub>IN</sub> (for new chip only)	-0.3	30	
Voltage	V <sub>OUT</sub> (for fixed output new chip only)	-0.3	$\begin{array}{c} 2 \times V_{\text{OUT(typ)}} \\ \text{or } V_{\text{IN}} + 0.3 \\ \text{or } 5.5 \\ \text{(whichever is lower)} \end{array}$	V
Voltage	V <sub>OUT</sub> (for legacy chip only)	-0.3	16.5	V
	V <sub>OUT</sub> (for adjustable output new chip only)	-0.3	V <sub>IN</sub> + 0.3	
Voltage	V <sub>FB</sub> (for adjustable output new chip only)		2.4	V
	V <sub>FB</sub> (for adjustable output legacy chip only)	-0.3	4.5	
Current	Peak output current	Internally	y limited	
Tomporatura	Junction, T <sub>J</sub>	-40	150	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

# 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub> Electrostatic di	Liectiostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input supply voltage	2.5		24	V
V <sub>OUT</sub>	Output voltage	1.205		15	V
I <sub>OUT</sub>	Output current	0		80	mA
C <sub>IN</sub>	Input capacitor <sup>(2)</sup>	0	0.047		
0	Output capacitor (for legacy chip only)	0.47	1		μF
C <sub>OUT</sub>	Output capacitor (for new chip only) (3)	1			
T <sub>J</sub>	Operating junction temperature	-40		125	°C

<sup>(1)</sup> All voltages are with respect to GND.

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> An input capacitor is not required for LDO stability. However, an input capacitor with an effective value of 0.047 µF is recommended to counteract the effect of source resistance and inductance, which may in some cases cause symptoms of system level instability such as ringing or oscillation, especially in the presence of load transients.

<sup>(3)</sup> All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 0.47 μF minimum for the stability.



# **5.4 Thermal Information**

			TPS715A <sup>(2)</sup>				
	THERMAL METRIC (1)	DRV (WSC	ON) 6 Pins	DRB (VSC	UNIT		
		Legacy chip	New chip	Legacy chip	New chip		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	79.5	69.5	69	55.8	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	110.5	108.0	76.8	82.3	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	48.9	35.4	44.6	29.2	°C/W	
ΨЈТ	Junction-to-top characterization parameter	5.2	5.9	8.1	6.4	°C/W	
ΨЈВ	Junction-to-board characterization parameter	49.3	35.4	44.8	29.1	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	18.3	7.2	27.5	8.7	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application note.

<sup>(2)</sup> Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the Impact of board layout on LDO thermal performance application note.



# 5.5 Electrical Characteristics

over operating junction temperature range ( $T_J$  =  $-40^{\circ}$ C to 125°C),  $V_{IN}$  =  $V_{OUT(nom)}$  + 1 V,  $I_{OUT}$  = 1 mA, and  $C_{OUT}$  = 1  $\mu$ F (unless otherwise noted); typical values are at  $T_J$  = 25°C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>IN</sub> Input voltage <sup>(1)</sup>		)	I <sub>O</sub> = 10 mA	2.5		24	V	
VIN	input voitage V	,	I <sub>O</sub> = 80mA	3		24	V	
V <sub>OUT</sub>	Output voltage range (TPS715A01) [legacy chip]			1.2		15	V	
VOUT	Output voltage (TPS715A01) [			1.205		15	V	
		TPS715A01 (legacy chip)	$V_{OUT}$ + 1 V ≤ $V_{IN}$ ≤ 24 V, 1.2 V ≤ $V_{OUT}$ ≤ 15 V, 0 ≤ $I_{OUT}$ ≤ 80 mA	-4		4	%	
	Output voltage	TPS715A01 (new chip)	$V_{OUT}$ + 1 V ≤ $V_{IN}$ ≤ 24 V, 1.205 V ≤ $V_{OUT}$ ≤ 15 V, 0 ≤ $I_{OUT}$ ≤ 80 mA	-4		4	70	
V <sub>OUT</sub>	accuracy (1)	TPS715A33 (legacy chip)	4.3 V ≤ V <sub>IN</sub> ≤ 24 V, 0 ≤ I <sub>OUT</sub> ≤ 80 mA	3.135	3.3	3.465	V	
		TPS715A33 (new chip)	4.3 V ≤ V <sub>IN</sub> ≤ 24 V, 0 ≤ I <sub>OUT</sub> ≤ 80 mA	3.168	3.3	3.432	<b>v</b>	
I <sub>GND</sub>	Ground pin current (legacy chip) (3)		$0 \le I_{OUT} \le 80 \text{mA}, T_{J} = -40^{\circ}\text{C to}$ 85°C		3.2	4.1		
			0 mA ≤ I <sub>OUT</sub> ≤ 80mA		3.2	4.3		
			0 mA ≤ I <sub>OUT</sub> ≤ 80mA, V <sub>IN</sub> = 24 V			4.5	μA	
	Ground pin current (new chip) <sup>(3)</sup>		$0 \le I_{OUT} \le 80 \text{mA}, T_{J} = -40^{\circ}\text{C to}$ 85°C		3.2	4.2	μπ	
			0 mA ≤ I <sub>OUT</sub> ≤ 80mA		3.2	4.8		
			0 mA ≤ I <sub>OUT</sub> ≤ 80mA, V <sub>IN</sub> = 24 V			5.8		
ΔV <sub>OUT (ΔΙΟUΤ)</sub>	Load regulation	1	I <sub>OUT</sub> = 100 μA to 80 mA		35		mV	
A\/	Output voltage (legacy chip) (1	line regulation	V <sub>OUT(NOM)</sub> + 1 V ≤ V <sub>IN</sub> ≤ 24 V		20	60	mV	
$\Delta V_{ m OUT~(\Delta VIN)}$	Output voltage line regulation (new chip) (1)		V <sub>OUT(NOM)</sub> + 1 V ≤ V <sub>IN</sub> ≤ 24 V		20	22	IIIV	
$V_n$	Output noise voltage (legacy chip) (4)		BW = 200 Hz to 100 kHz, C <sub>OUT</sub> = 10 μF, I <sub>OUT</sub> = 50 mA		575		u\/rme	
v n	Output noise voltage (new chip) <sup>(4)</sup>		BW = 200 Hz to 100 kHz, C <sub>OUT</sub> = 10 μF, I <sub>OUT</sub> = 50 mA		425		μVrms	
	Output current limit (legacy chip)		V <sub>OUT</sub> = 0 V	160		1100		
CL	Output current	limit (new chip)	V <sub>OUT</sub> = 0 V, V <sub>IN</sub> ≥ 3.5 V	160		500	mA	
	Output current limit (new chip)		V <sub>OUT</sub> = 0 V, V <sub>IN</sub> < 3.5 V	90		500		
DODD	Power-supply ri (legacy chip)	ipple rejection	f = 100 kHz C = 10 uE		60		۸D	
PSRR	Power-supply ri (new chip)	ipple rejection	f = 100 kHz, C <sub>OUT</sub> = 10 μF		60		dB	
\ /	Dropout voltage	e (legacy chip)	$V_{IN} = V_{OUT(nom)} - 0.1 \text{ V}, I_{OUT} = 80$		670	1120	,\ /	
$V_{DO}$	Dropout voltage	e (new chip)	mA		650	900	mV	

<sup>(1)</sup> Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or the value shown for *Input voltage* in this table, whichever is greater.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

<sup>(2)</sup> This device employs a leakage null control circuit. This circuit is active only if output current is less than pass transistor leakage current. The circuit is typically active when output load is less than 5 μA, V<sub>IN</sub> is greater than 18 V, and die temperature is greater than 100°C.

<sup>(3)</sup> See the *Device Nomenclature*section for details about new and legacy chip descriptions.



# **5.6 Typical Characteristics**

at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0 V or 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F, and  $C_{OUT}$  = 1  $\mu$ F (unless otherwise noted)




Figure 5-1. TPS715A33 Output Voltage vs Output Current (Legacy Chip)




Figure 5-2. TPS715A33 Output Voltage vs Output Current (New Chip)




Figure 5-3. TPS715A33 Output Voltage vs Input Voltage (New Chip)




Figure 5-4. Output Voltage vs Junction Temperature (Legacy Chip)




Figure 5-5. Output Voltage vs Junction Temperature (New Chip)




Figure 5-6. Ground Current vs Junction Temperature (Legacy Chip)


Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# 5.6 Typical Characteristics (continued)

at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0 V or 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F, and  $C_{OUT}$  = 1  $\mu$ F (unless otherwise noted)


4.5



3.5 Ground Current (µA) 2.5 2 V<sub>OUT</sub> = 3.3V 1.5 -55°C -40°C 0.5 150°C 25°C 125°C 6 12 15 18 21 Input Voltage (V)

Figure 5-7. Ground Current vs Junction Temperature (New Chip)

Figure 5-8. Ground Pin Current vs Input Voltage (New Chip)







Figure 5-9. Ground Pin Current vs Load Current (New Chip)

Figure 5-10. TPS715A33 Dropout Voltage vs Output Current (Legacy Chip)






Figure 5-11. TPS715A33 Dropout Voltage vs Output Current (New Chip)

Figure 5-12. TPS715A01 Dropout Voltage vs Input Voltage (Legacy Chip)



# 5.6 Typical Characteristics (continued)

at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0 V or 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F, and  $C_{OUT}$  = 1  $\mu$ F (unless otherwise noted)




Figure 5-13. TPS715A01 Dropout Voltage vs Input Voltage (New Chip)




Figure 5-14. TPS715A33 Dropout Voltage vs Junction Temperature (Legacy Chip)




Figure 5-15. TPS715A33 Dropout Voltage vs Junction Temperature (New Chip)




Figure 5-16. Output Spectral Noise Density vs Frequency (Legacy Chip)




Figure 5-17. Output Spectral Noise Density vs Frequency (New Chip)





Figure 5-18. Output Impedance vs Frequency (Legacy Chip)

 $V_{IN} = 4.3V$  $V_{OUT} = 3.3V$ 

# 5.6 Typical Characteristics (continued)

at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0 V or 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F, and  $C_{OUT}$  = 1  $\mu$ F (unless otherwise noted)


3.5



2.5 eggs 2.5 1.5 0.5 0 100 200 300 400 500 1<sub>OUT</sub> - Current Limit - mA

Figure 5-19. Output Voltage vs Current Limit (Legacy Chip)

Figure 5-20. Output Voltage vs Current Limit (New Chip)







Figure 5-21. Current Limit vs Junction Temperature (New Chip)

Figure 5-22. Power-Supply Ripple Rejection vs Frequency (Legacy Chip)







Figure 5-23. Power-Supply Ripple Rejection vs Frequency (New Chip)

Figure 5-24. Power-Up and Power-Down (Legacy Chip)



# 5.6 Typical Characteristics (continued)

at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0 V or 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F, and  $C_{OUT}$  = 1  $\mu$ F (unless otherwise noted)




Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



# **5.6 Typical Characteristics (continued)**

at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0 V or 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F, and  $C_{OUT}$  = 1  $\mu$ F (unless otherwise noted)





# **6 Detailed Description**

# 6.1 Overview

The TPS715A low-dropout regulator (LDO) consumes only  $3.2~\mu A$  (typ) of quiescent current across the entire output current range, while offering a wide input voltage range and low-dropout voltage in small packaging. The device, which operates over an input range of 2.5~V to 24~V, is stable with any output capacitance greater than or equal to  $0.47~\mu F$ . The low quiescent current across the complete load current range makes the TPS715A optimal for powering battery-operated applications. The TPS715A has internal soft-start to control inrush current into the output capacitor. This LDO also has overcurrent protection during a load-short or fault condition on the output.

## 6.2 Functional Block Diagrams




Figure 6-1. Functional Block Diagram: Adjustable Version




Figure 6-2. Functional Block Diagram: Fixed Version

### **6.3 Feature Description**

### 6.3.1 Wide Supply Range

This device has an operational input supply range of 2.5 V to 24 V, allowing for a wide range of applications. This wide supply range is optimal for applications that have either large transients or high dc voltage supplies.

### 6.3.2 Low Supply Current

This device only requires 3.2  $\mu$ A (typical) of quiescent current across the complete load current range (0 mA to 80 mA) and has a maximum current consumption of 4.8  $\mu$ A (for the new device only) at  $-40^{\circ}$ C to  $+125^{\circ}$ C.

#### 6.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I<sub>Cl</sub>). I<sub>Cl</sub> is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{CL}]$ . For more information on current limits, see the *Know Your Limits* application note. The LDO is not designed to operate in a steady-state current limit.

Figure 6-3 shows a diagram of the current limit.




Figure 6-3. Current Limit

### 6.3.4 Dropout Voltage (V<sub>DO</sub>)

Dropout voltage  $(V_{DO})$  is defined as the input voltage minus the output voltage  $(V_{IN} - V_{OUT})$  at the rated output current  $(I_{RATED})$ , where the pass transistor is fully on.  $I_{RATED}$  is the maximum  $I_{OUT}$  listed in the *Recommended Operating Conditions* table. In dropout operation, the pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the value required to maintain output regulation, the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source, on-state resistance ( $R_{DS(ON)}$ ) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. Use Equation 1 to calculate the  $R_{DS(ON)}$  of the device.

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}} \tag{1}$$

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



#### 6.4 Device Functional Modes

Table 6-1 provides a quick comparison between the normal and dropout modes of operation.

Table 6-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER				
OPERATING WIDDE	V <sub>IN</sub>	I <sub>ОИТ</sub>			
Normal	$V_{IN} > V_{OUT(nom)} + V_{DO}$	I <sub>OUT</sub> < I <sub>CL</sub>			
Dropout	$V_{IN} < V_{OUT(nom)} + V_{DO}$	I <sub>OUT</sub> < I <sub>CL</sub>			

### 6.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V<sub>OUT(nom)</sub> + V<sub>DO</sub>)
- The output current is less than the current limit (I<sub>OUT</sub> < I<sub>CL</sub>)
- The device junction temperature is greater than –40°C and less than +125°C

# **6.4.2 Dropout Operation**

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout,  $V_{IN} < V_{OUT(NOM)} + V_{DO}$ , directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ( $V_{OUT(NOM)} + V_{DO}$ ), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

R1

0.499 MΩ

1.33 MΩ

3.16 MΩ

R2

1ΜΩ

1ΜΩ

1ΜΩ



# 7 Application and Implementation

### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Application Information

The TPS715A LDO regulator is designed for battery-powered applications and is a good supply for low-power microcontrollers (such as the MSP430) because of the device low  $I_Q$  performance across load current range. The ultra-low-supply current of the TPS715A maximizes efficiency at light loads, and the high input voltage range and flexibility of output voltage selection in the adjustable configuration and fixed output levels makes the device an optimal supply for building automation and power tools.

## 7.2 Typical Applications




Figure 7-1. Typical Application Circuit (Fixed-Voltage Version)




Figure 7-2. TPS715A01 Adjustable LDO Regulator Programming

### 7.2.1 Design Requirements

Copyright © 2024 Texas Instruments Incorporated

Minimum output capacitor ( $C_{OUT}$ ) value for stability is needed as suggested in the *Recommended Operating Conditions* table.

Table 7-1 summarizes the design requirements for this application.

**Table 7-1. Design Parameters** 

PARAMETER	VALUE
Input voltage	4.3 V
Output voltage	3.3 V
Output current	50 mA

### 7.2.2 Detailed Design Procedure

## 7.2.2.1 Setting V<sub>OUT</sub> for the TPS715A01 Adjustable LDO

The TPS715A contains an adjustable version, the TPS715A01, which sets the output voltage using an external resistor divider as shown in Figure 7-2. The output voltage operating range is 1.205 V to 15 V, and is calculated using:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right) \tag{2}$$

where:

V<sub>REF</sub> = 1.205 V (typical)

Choosing resistors R1 and R2 allows approximately 1.5  $\mu$ A of current through the resistor divider. Lower value resistors can be used for improved noise performance, but consume more power. Avoid higher resistor values because leakage current into or out of FB across R1 / R2 creates an offset voltage that is proportional to  $V_{OUT}$  divided by  $V_{REF}$ . The recommended design procedure is to choose R2 = 1 M $\Omega$  to set the divider current at 1.5  $\mu$ A, and then calculate R1 using Equation 3:

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2 \tag{3}$$

Figure 7-2 depicts this configuration.

### 7.2.2.2 External Capacitor Requirements

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

Although not required, use a 0.1-µF or larger input bypass capacitor, connected between IN and GND and located close to the device, to improve transient response and noise rejection of the power supply as a whole. A higher-value input capacitor can be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

### 7.2.2.3 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than  $0.5~\Omega$ . A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of a large output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability.

# 7.2.2.4 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the PMOS pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of  $V_{OUT} \le V_{IN} + 0.3 \text{ V}$ . These conditions are:

- If the device has a large C<sub>OUT</sub> and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, external protection is recommended to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated. Limit reverse current to 5% or less of the rated output current of the device in the event this current cannot be avoided.

Figure 7-3 shows one approach for protecting the device.




Figure 7-3. Example Circuit for Reverse Current Protection Using a Schottky Diode

## 7.2.2.5 Feed-Forward Capacitor (CFF)

For the adjustable-voltage version device, a feed-forward capacitor (CFF) can be connected from the OUT pin to the FB pin. CFF improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended CFF values are listed in the Recommended Operating Conditions table. A higher capacitance CFF can be used; however, the start-up time increases. For a detailed description of CFF tradeoffs, see the Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application note.

C<sub>FF</sub> and R<sub>1</sub> form a zero in the loop gain at frequency f<sub>Z</sub>, while C<sub>FF</sub>, R<sub>1</sub>, and R<sub>2</sub> form a pole in the loop gain at frequency f<sub>P</sub>. C<sub>FF</sub> zero and pole frequencies can be calculated from the following equations:

$$f_Z = 1 / (2 \times \pi \times C_{FF} \times R_1) \tag{4}$$

$$f_P = 1 / (2 \times \pi \times C_{FF} \times (R_1 || R_2))$$
 (5)

C<sub>FF</sub> ≥ 10 pF is required for stability if the feedback divider current is less than 5 µA. Equation 6 calculates the feedback divider current.

$$I_{\text{FB Divider}} = V_{\text{OUT}} / (R_1 + R_2) \tag{6}$$

To avoid start-up time increases from  $C_{FF}$ , limit the product  $C_{FF} \times R_1 < 50 \mu s$ .

For an output voltage of 1.205 V with the FB pin tied to the OUT pin, no CFF is used.

### 7.2.2.6 Power Dissipation (P<sub>D</sub>)

Copyright © 2024 Texas Instruments Incorporated

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P<sub>D</sub>).



$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (7)

#### Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation, use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature ( $T_A$ ) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the combined PCB and device package and the temperature of the ambient air ( $T_A$ ).

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{8}$$

Thermal resistance ( $R_{\theta JA}$ ) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

### 7.2.2.7 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi ( $\Psi$ ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter ( $\psi_{JT}$ ) and junction-to-board characterization parameter ( $\psi_{JB}$ ). These parameters provide two methods for calculating the junction temperature ( $T_J$ ), as described in the following equations. Use the junction-to-top characterization parameter ( $\psi_{JT}$ ) with the temperature at the center-top of device package ( $T_T$ ) to calculate the junction temperature. Use the junction-to-board characterization parameter ( $\psi_{JB}$ ) with the PCB surface temperature 1 mm from the device package ( $T_B$ ) to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{9}$$

where:

- P<sub>D</sub> is the dissipated power
- T<sub>T</sub> is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{10}$$


where:

 T<sub>B</sub> is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application note.

## 7.2.3 Application Curves


at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0 V or 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F, and  $C_{OUT}$  = 1  $\mu$ F (unless otherwise noted)





### 7.2.3 Application Curves (continued)

at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0 V or 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F, and  $C_{OUT} = 1 \mu F$  (unless otherwise noted)



### 7.3 Best Design Practices

Place at least one 0.47-µF capacitor as close as possible to the OUT and GND pins of the regulator.

Do not connect the output capacitor to the regulator using a long, thin trace.

Connect an input capacitor of 0.047 µF as close as possible to the IN and GND pins of the regulator for best performance.

Do not exceed the absolute maximum ratings.

### 7.4 Power Supply Recommendations

The TPS715A is designed to operate with an input voltage supply range from 2.5 V to 24 V. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

# 7.5 Layout

### 7.5.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the printed circuit board (PCB) and as near as practical to the respective LDO pin connections. Place ground return connections for the input and output capacitors as close to the GND pin as possible, using wide, component-side, copper planes. Avoid using vias and long traces to create LDO circuit connections to the input capacitor, output capacitor, or the resistor divider because doing so negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is recommended to be embedded either in the PCB or located on the bottom side of the PCB opposite the components. This reference plane provides accuracy of the output voltage and shields the LDO from noise.

### 7.5.1.1 Power Dissipation

To provide reliable operation, worst-case junction temperature must not exceed 125°C. This restriction limits the power dissipation the regulator can handle in any given application. To make sure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D,max}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using Equation 11.

$$P_{D(max)} = \frac{T_{J} max - T_{A}}{R_{\theta JA}}$$
(11)

where:

- T<sub>J</sub>max is the maximum allowable junction temperature
- R<sub>θJA</sub> is the thermal resistance junction-to-ambient for the package (see the *Thermal Information* table)
- T<sub>A</sub> is the ambient temperature

The regulator power dissipation is calculated using Equation 12.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(12)

For a higher power package version of the TPS715A, see the TPS715A.

### 7.5.2 Layout Example




Figure 7-14. Example Layout for the TPS715A01DRV

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

# 8 Device and Documentation Support

# 8.1 Device Support

# 8.1.1 Development Support

#### 8.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS715A. The TPS715AXXEVM-065 evaluation module (and related user's guide) can be requested at the TI web site through the product folders or purchased directly from the TI eStore.

### 8.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS715A is available through the product folders under *Tools & Software*.

#### 8.1.2 Device Nomenclature

Table 8-1. Device Nomenclature(1)

PRODUCT	V <sub>OUT</sub>
TPS715A <b>xxyyyz</b> Legacy chip	xx is the nominal output voltage (for example, 33 = 3.3V, 01 = adjustable) yyy is the package designator z is the package quantity
TPS715A <b>xxyyyz M3</b> New chip	<ul> <li>xx is the nominal output voltage (for example, 33 = 3.3V, 01 = adjustable)</li> <li>yyy is the package designator</li> <li>z is the package quantity</li> <li>M3 is a suffix designator for new chip redesigns on the latest TI process technology.</li> </ul>

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

### 8.2 Documentation Support

### 8.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS715AxxEVM user guide
- Texas Instruments, LDO Noise Demystified application note
- Texas Instruments, LDO PSRR Measurement Simplified application note
- Texas Instruments, A Topical Index of TI LDO Application Notes application note

## 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 8.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.



## 8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	nanges from Revision H (March 2016) to Revision I (November 2023)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed entire document to align with current family format	1
•	Changed SON to WSON (for DRV) or VSON (for DRB) throughout document	1
С	hanges from Revision G (May 2015) to Revision H (March 2016)	Page
•	Changed third Applications bullet	1
•	Added package designators to Device Information table for clarity	1
•	Changed pin numbers in <i>Pin Functions</i> table to align with pin out configurations	2
	Added last three items to Related Documentation	

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 15-Dec-2023

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS715A01DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANO	Samples
TPS715A01DRBRG4	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANO	Samples
TPS715A01DRBRM3	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANO	Samples
TPS715A01DRBT	LIFEBUY	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANO	
TPS715A01DRBTG4	LIFEBUY	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANO	
TPS715A01DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SBE	Samples
TPS715A01DRVRM3	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SBE	Samples
TPS715A01DRVT	LIFEBUY	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SBE	
TPS715A30DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SAV	Samples
TPS715A30DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SAV	Samples
TPS715A33DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANN	Samples
TPS715A33DRBRM3	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANN	Samples
TPS715A33DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANN	Samples
TPS715A33DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANN	Samples
TPS715A33DRVRM3	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANN	Samples
TPS715A33DRVT	LIFEBUY	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANN	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



# PACKAGE OPTION ADDENDUM

www.ti.com 15-Dec-2023

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 4-Apr-2024

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS715A01DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A01DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A01DRBRM3	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A01DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A01DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A01DRVRM3	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS715A01DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A30DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A30DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A33DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A33DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A33DRBRM3	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A33DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A33DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A33DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A33DRVRM3	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 4-Apr-2024

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	TPS715A33DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2



www.ti.com 4-Apr-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS715A01DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS715A01DRBR	SON	DRB	8	3000	356.0	356.0	35.0
TPS715A01DRBRM3	SON	DRB	8	3000	367.0	367.0	35.0
TPS715A01DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS715A01DRVR	WSON	DRV	6	3000	213.0	191.0	35.0
TPS715A01DRVRM3	WSON	DRV	6	3000	210.0	185.0	35.0
TPS715A01DRVT	WSON	DRV	6	250	213.0	191.0	35.0
TPS715A30DRVR	WSON	DRV	6	3000	195.0	200.0	45.0
TPS715A30DRVT	WSON	DRV	6	250	213.0	191.0	35.0
TPS715A33DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS715A33DRBR	SON	DRB	8	3000	356.0	356.0	35.0
TPS715A33DRBRM3	SON	DRB	8	3000	367.0	367.0	35.0
TPS715A33DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS715A33DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS715A33DRVR	WSON	DRV	6	3000	213.0	191.0	35.0
TPS715A33DRVRM3	WSON	DRV	6	3000	210.0	185.0	35.0
TPS715A33DRVT	WSON	DRV	6	250	213.0	191.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L








### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F







### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

  5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated