
SCDS234-SEPTEMBER 2006

FEATURES

- High-Bandwidth Data Paths Up to 800 MHz
- Specified Break-Before-Make Switching
- Control Inputs Reference to V_{IO}
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 2.3-V to 3.6-V Power Supply (V₊)
- 1.65-V to 1.95-V Logic Supply (V_{IO})
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 4000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
 - 200-V Machine Model (A115-A)

APPLICATIONS

- Cell Phones
- PDAs
- Portable Instrumentation
- Low-Voltage Differential Signal Routing



DESCRIPTION/ORDERING INFORMATION

The TS3DS26227 is a dual single-pole double-throw (SPDT) analog switch that is designed to operate from 2.3 V to 3.6 V. The device offers high-bandwidth data paths, and a break-before-make feature to prevent signal distortion during the transferring of a signal from one path to another. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable applications.

The TS3DS26227 has a separate logic supply pin (V_{IO}) that operates from 1.65 V to 1.95 V. V_{IO} powers the control circuitry, which allows the TS3DS26227 to be controlled by 1.8-V signals.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	NanoFree TM – WCSP (DSBGA) 0.23-mm Large Bump – YZT (Pb-free) 0625-mm max height	Tape and reel	TS3DS26227YZTR	267

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

⁽²⁾ YZT: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

HIGH-BANDWIDTH DUAL-SPDT DIFFERENTIAL SIGNAL SWITCH WITH INPUT LOGIC TRANSLATION



SUMMARY OF CHARACTERISTICS(1)

Configuration	Dual 2:1 Multiplexer/Demultiplexer (2 × SPDT)
Number of channels	2
ON-state resistance (r _{on})	5 Ω max
ON-state resistance match (Δr _{on})	0.1 Ω max
ON-state resistance flatness [r _{on(flat)}]	3 Ω max
Turn-on/turn-off time (t _{ON} /t _{OFF})	9 ns/4 ns
Break-before-make time (t _{BBM})	8 ns
Charge injection (Q _C)	5.5 pC
Bandwidth (BW)	800 MHz
OFF isolation (O _{ISO})	-40 dB
Crosstalk (X _{TALK})	–39 dB
Leakage current [I _{NO(OFF)} /I _{NC(OFF)}]	±5 nA
Power-supply current (I ₊)	±20 nA
Package options	12-bump WCSP

(1) $V_+ = 2.7 \text{ V}, T_A = 25^{\circ}\text{C}$

FUNCTION TABLE

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON



SCDS234-SEPTEMBER 2006

Absolute Maximum Ratings (1)(2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{+} V_{IO}	Supply voltage range (3)		-0.5	4.6	V
$V_{NC} V_{NO} V_{COM}$	Analog voltage range (3)(4)(5)		-0.5	V ₊ + 0.5	V
I _K	Analog port diode current	V_{NC} , V_{NO} , $V_{COM} < 0$, or V_{NC} , V_{NO} , $V_{COM} > V_{+} + 0.5$	-50	50	mA
I _{NC}	On-state switch current	V_{NC} , V_{NO} , $V_{COM} = 0$ to V_{+}	-64	64	
I _{NO} I _{COM}	On-state peak switch current ⁽⁶⁾		-100	100	mA
VI	Digital input voltage range		-0.5	V _{IO} + 0.5	V
I _{IK}	Digital input clamp current (3) (4)	$V_{I} < 0$, or $V_{I} > V_{IO} + 0.5$	-50	50	mA
I ₊ I _{GND}	Continuous current through V ₊ or GND		-100	100	mA
θ_{JA}	Package thermal impedance ⁽⁷⁾⁽⁸⁾			TBD	°C/W
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.
- (6) Requires clamp diodes on analog port to V₊
- (7) Pulse at 1-ms duration <10% duty cycle
- (8) The package thermal impedance is calculated in accordance with JESD 51-7.

TS3DS26227

HIGH-BANDWIDTH DUAL-SPDT DIFFERENTIAL SIGNAL SWITCH WITH INPUT LOGIC TRANSLATION



SCDS234-SEPTEMBER 2006

Electrical Characteristics for 3.3-V Supply⁽¹⁾

 V_{+} = 2.7 V to 3.6 V, V_{IO} = 1.65 V to 1.95 V, T_{A} = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch						•			
Analog signal range	V _{COM} , V _{NO} , V _{NC}					0		V ₊	Ω
ON-state resistance	r _{on}	$0 \le (V_{NO} \text{ or } V_{NC}) \le 1.6 \text{ V},$ $I_{COM} = -10 \text{ mA},$	Switch ON, See Figure 13	25°C Full	2.7 V		3.5	5	Ω
ON-state resistance match between channels	Δr_{on}	V_{NO} or $V_{NC} = 1.6 \text{ V}$, $I_{COM} = -10 \text{ mA}$,	Switch ON, See Figure 13	25°C Full	2.7 V		0.05	0.1	Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le (V_{NO} \text{ or } V_{NC}) \le 1.6 \text{ V},$ $I_{COM} = -10 \text{ mA},$	Switch ON, See Figure 13	25°C Full	2.7 V		2	3	Ω
		V_{NO} or $V_{NC} = 0.3 \text{ V}$,		25°C		-5	0.1	5	
NC, NO OFF leakage current	I _{NO(OFF)} , I _{NC(OFF)}	$ \begin{aligned} &V_{COM} = 3 \text{ V,} \\ &\text{or} \\ &V_{NO} \text{ or } V_{NC} = 3 \text{ V,} \\ &V_{COM} = 0.3 \text{ V,} \end{aligned} $	Switch OFF, See Figure 14	Full	3.6 V	-15		15	nA
NC, NO ON leakage current	I _{NO(ON)} , I _{NC(ON)}	$\begin{split} &V_{NO} \text{ or } V_{NC} = 0.3 \text{ V}, \\ &V_{COM} = \text{Open}, \\ &\text{or} \\ &V_{NO} \text{ or } V_{NC} = 3 \text{ V}, \\ &V_{COM} = \text{Open}, \end{split}$	Switch ON, See Figure 15	25°C Full	3.6 V	-10 -30	0.2	30	nA
COM ON leakage current	I _{COM(ON)}	$\begin{aligned} & V_{NO} \text{ or } V_{NC} = \text{Open,} \\ & V_{COM} = 0.3 \text{ V,} \\ & \text{or} \\ & V_{NO} \text{ or } V_{NC} = \text{Open,} \\ & V_{COM} = 3 \text{ V,} \end{aligned}$	Switch ON, See Figure 15	25°C Full	3.6 V	-10 -30	0.2	30	nA
Digital Control Inputs (IN	11, IN2) ⁽²⁾								
Input logic high	V _{IH}	V _{IO} = 1.65 V to 1.95 V		Full		0.65 × V _{IO}		V _{IO}	V
Input logic low	V _{IL}	V _{IO} = 1.65 V to 1.95 V		Full		0		$\begin{array}{c} 0.35 \\ \times V_{IO} \end{array}$	V
Input leakage current	I _{IH} , I _{IL}	V _{IN} = V _{IO} or 0		25°C Full	3.6 V	-2 -10	0.1	10	nA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

 ⁽²⁾ All unused digital inputs of the device must be held at V_{IO} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCDS234-SEPTEMBER 2006

Electrical Characteristics for 3.3-V Supply (continued)

 V_{+} = 2.7 V to 3.6 V, V_{IO} = 1.65 V to 1.95 V, T_{A} = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDI	TIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Dynamic									
		W W	C 25 pF	25°C	3.3 V	1	6.5	9	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	2.7 to 3.6 V	1		11.5	ns
		W W	C 25 pF	25°C	3.3 V	1	2	4	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	2.7 to 3.6 V	1		5	ns
		V V 06V	$C_1 = 35 \text{ pF},$	25°C	3.3 V	0.5	4	8	
Break-before-make time	t _{BBM}	$\begin{aligned} &V_{NC} = V_{NO} = 0.6 \text{ V}, \\ &R_L = 50 \Omega, \end{aligned}$	See Figure 18	Full	2.7 to 3.6 V	0.5		9	ns
Charge injection	Q _C	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, See Figure 22	25°C	3.3 V		5.5		рС
NC, NO OFF capacitance	C _{NC(OFF)} , C _{NO(OFF)}	V_{NC} or V_{NO} = 1.3 V or GND, Switch OFF,	See Figure 16	25°C	3.3 V		3.5		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or V_{NO} = 1.3 V or GND, Switch ON,	See Figure 16	25°C	3.3 V		10.5		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = 1.3 V or GND, Switch ON,	See Figure 16	25°C	3.3 V		10.5		pF
Digital input capacitance	C _I	$V_I = V_+$ or GND,	See Figure 16	25°C	3.3 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	2.7 V		800		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 200 MHz,	Switch OFF, See Figure 20	25°C	2.7 V		-40		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 200 MHz,	Switch ON, See Figure 21	25°C	2.7 V		-39		dB
Supply									
Docitive cumply current	1	V – V or CND	Switch ON or OFF	25°C	3.6 V	-20	1	20	nA
Positive supply current I ₊		$V_1 = V_+ \text{ or GND},$ Switch ON or		Full	3.0 V	-500		500	IIA
Logic supply current		V = V or GND	Switch ON or OFF	25°C	3.6 V	-10	1	10	nA
Logic Supply current	I _{IO}	$V_I = V_{IO}$ or GND,	Switch On the OFF	Full	3.0 V	-200		200	IIA

TS3DS26227

HIGH-BANDWIDTH DUAL-SPDT DIFFERENTIAL SIGNAL SWITCH WITH INPUT LOGIC TRANSLATION



SCDS234-SEPTEMBER 2006

Electrical Characteristics for 2.5-V Supply⁽¹⁾

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $V_{IO} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NO} , V _{NC}					0		V ₊	Ω
ON-state resistance	r _{on}	$0 \le (V_{NO} \text{ or } V_{NC}) \le 1.3 \text{ V},$ $I_{COM} = -10 \text{ mA},$	Switch ON, See Figure 13	25°C Full	2.3 V		4	5.5 7	Ω
ON-state resistance match between channels	$\Delta r_{\sf on}$	V_{NO} or $V_{NC} = 1.3 \text{ V}$, $I_{COM} = -10 \text{ mA}$,	Switch ON, See Figure 13	25°C Full	2.3 V		0.05	0.1	Ω
ON-state resistance	r	$0 \le (V_{NO} \text{ or } V_{NC}) \le 1.3 \text{ V},$	Switch ON,	25°C	2.3 V		2.5	4	Ω
flatness	r _{on(flat)}	$I_{COM} = -10 \text{ mA},$	See Figure 13	Full	2.5 V			4.5	32
		V_{NO} or $V_{NC} = 0.2 \text{ V}$,		25°C		-5	0.1	5	
NC, NO OFF leakage current	I _{NO(OFF)} , I _{NC(OFF)}	$V_{COM} = 2.3 \text{ V},$ or V_{NO} or $V_{NC} = 2.3 \text{ V},$ $V_{COM} = 0.2 \text{ V},$	Switch OFF, See Figure 14	Full	2.7 V	-15		15	nA
		V_{NO} or $V_{NC} = 0.2 \text{ V}$,		25°C		-5	0.2	5	
NC, NO ON leakage current	I _{NO(ON)} , I _{NC(ON)}	$V_{COM} = Open,$ or V_{NO} or $V_{NC} = 2.3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	2.7 V	-20		20	nA
		V_{NO} or V_{NC} = Open,		25°C		-1	0.05	1	
COM ON leakage current	I _{COM(ON)}	$V_{COM} = 0.2 \text{ V},$ or V_{NO} or $V_{NC} = \text{Open},$ $V_{COM} = 2.3 \text{ V},$	Switch ON, See Figure 15	Full	2.7 V	-10		10	nA
Digital Control Inputs (IN	I1, IN2) ⁽²⁾								
Input logic high	V _{IH}	V _{IO} = 1.65 V to 1.95 V		Full		$\begin{array}{c} 0.65 \\ \times V_{IO} \end{array}$		V _{IO}	٧
Input logic low	V _{IL}	V _{IO} = 1.65 V to 1.95 V		Full		0		$\begin{array}{c} 0.35 \\ \times V_{IO} \end{array}$	٧
Input leakage current	I _{IH} , I _{IL}	V _{IN} = V _{IO} or 0		25°C Full	2.7 V	-1 -10	0.05	1 10	nA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

All unused digital inputs of the device must be held at V_{IO} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCDS234-SEPTEMBER 2006

Electrical Characteristics for 2.5-V Supply (continued)

 V_{+} = 2.3 V to 2.7 V, V_{IO} = 1.65 V to 1.95 V, T_{A} = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDI	TIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Dynamic									
		M M	0 25 -5	25°C	2.5 V	1	7	11	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	2.3 to 2.7 V	1		13	ns
		W W	C 25 pF	25°C	2.5 V	1	2.5	4.5	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	2.3 to 2.7 V	1		5.5	ns
		V V 06V	$C_1 = 35 \text{ pF},$	25°C	2.3 V	1	4	8	
Break-before-make time	t _{BBM}	$\begin{aligned} V_{NC} &= V_{NO} = 0.6 \text{ V}, \\ R_L &= 50 \Omega, \end{aligned}$	See Figure 18	Full	2.3 to 2.7 V	1		10	ns
Charge injection	Q_{C}	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF See Figure 22	25°C	2.5 V		4		рС
NC, NO OFF capacitance	C _{NC(OFF)} , C _{NO(OFF)}	V_{NC} or V_{NO} = 1.6 V or GND, Switch OFF,	See Figure 16	25°C	2.5 V		3.5		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or V_{NO} = 1.6 V or GND, Switch ON,	See Figure 16	25°C	2.5 V		10.5		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = 1.6 V or GND, Switch ON,	See Figure 16	25°C	2.5 V		10.5		pF
Digital input capacitance	C _I	$V_I = V_+$ or GND,	See Figure 16	25°C	2.5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	2.3 V		800		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 200 MHz,	Switch OFF, See Figure 20	25°C	2.3 V		-40		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 200 MHz,	Switch ON, See Figure 21	25°C	2.3 V		-39		dB
Supply									
Pocitivo cumply current	1	V - V or GND	Switch ON or OFF	25°C	2.7 V	-10	1	10	nA
Positive supply current I ₊		$V_1 = V_+ \text{ or GND},$ Switch ON or		Full	2.1 V	-350		350	IIA
Logic supply current		V = V or GND	Switch ON or OFF	25°C	2.7 V	-5	1	5	nA
Logic supply current	I _{IO}	$V_I = V_{IO}$ or GND,	Switch ON OFF	Full	2.1 V	-200		200	II/A

SCDS234-SEPTEMBER 2006



TYPICAL CHARACTERISTICS




Figure 1. r_{on} vs V_{I} (NC, NO, or COM) (V_{+} = 2.3 V)




Figure 2. r_{on} vs V_{I} (NC, NO, or COM) (V_{+} = 2.7 V)




Figure 3. Analog Switch Leakage Current vs V_I (NC, NO, or COM) (V $_{+}$ = 3.6 V)




Figure 4. I+ Supply Current vs V+




Figure 5. Charge Injection vs V_{COM}







Figure 6. ton/toff vs V+

TYPICAL CHARACTERISTICS (continued)













Figure 9. OFF Isolation vs Frequency $(V_+ = 2.5 \text{ V})$

Figure 10. Crosstalk vs Frequency $(V_+ = 2.5 \text{ V})$






Figure 11. Threshold Voltage (V_{IO} = 1.8 V, V_{+} = 2.7 V)

Figure 12. Threshold Voltage ($V_{IO} = 1.8 \text{ V}, V_{+} = 3.6 \text{ V}$)



PARAMETER MEASUREMENT INFORMATION




Figure 13. ON-State Resistance (ron)




Figure 14. OFF-State Leakage Current ($I_{COM(OFF)}$, $I_{NC(OFF)}$, $I_{COM(PWROFF)}$, $I_{NC(PWROFF)}$)




Figure 15. ON-State Leakage Current (I_{COM(ON)}, I_{NC(ON)})

PARAMETER MEASUREMENT INFORMATION (continued)





Figure 16. Capacitance (C_I, C_{COM(OFF)}, C_{COM(ON)}, C_{NC(OFF)}, C_{NC(ON)})




- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \ \Omega$, $t_f < 5 \ ns$.
- (2) C_L includes probe and jig capacitance.

Figure 17. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})





PARAMETER MEASUREMENT INFORMATION (continued)



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.
- $^{(2)}\,$ C_L includes probe and jig capacitance.

Figure 18. Break-Before-Make Time (t_{BBM})




Figure 19. Bandwidth (BW)

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 20. OFF Isolation (O_{ISO})





Figure 21. Crosstalk (X_{TALK})




PARAMETER MEASUREMENT INFORMATION (continued)



- (1) C_L includes probe and jig capacitance.
- (2) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.

Figure 22. Charge Injection (Q_C)



(1) C_L includes probe and jig capacitance.

Figure 23. Total Harmonic Distortion (THD)

www.ti.com 30-Aug-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TS3DS26227YZTR	ACTIVE	DSBGA	YZT	12	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(262, 26N)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Mar-2024

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3DS26227YZTR	DSBGA	YZT	12	3000	178.0	9.2	1.49	1.99	0.75	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Mar-2024




*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TS3DS26227YZTR	DSBGA	YZT	12	3000	220.0	220.0	35.0

YZT (R-XBGA-N12)

(CUSTOM) DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated