SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

- **UBT**™ (Universal Bus Transceiver) **Combines D-Type Latches and D-Type** Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus™ Design for 2.5-V and 3.3-V Operation and Low **Static-Power Dissipation**
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V<sub>CC</sub>)
- Typical V<sub>OI P</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- High-Drive (-24/24 mA at 2.5-V and -32/64 mA at 3.3-V V<sub>CC</sub>)
- Ioff and Power-Up 3-State Support Hot
- Use Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
- **Auto3-State Eliminates Bus Current** Loading When Output Exceeds V<sub>CC</sub> + 0.5 V
- Flow-Through Architecture Facilitates **Printed Circuit Board Layout**
- Distributed V<sub>CC</sub> and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **Package Options Include Plastic Shrink** Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

NOTE: For tape and reel order entry:

The DGGR package is abbreviated to GR and the DGVR package is abbreviated to VR.

#### description

The 'ALVTH16601 devices are 18-bit universal bus transceivers designed for 2.5-V or 3.3-V V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

The devices combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UBT and Widebus are trademarks of Texas Instruments Incorporated.

ISTRUMENTS POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

SN54ALVTH16601 . . . WD PACKAGE SN74ALVTH16601 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

OEAB [	<sub>1</sub> $\cup$	56	CLKENAB
LEAB [	2	55	CLKAB
A1 [	3	54	B1
GND [	4	53	GND
A2 [	5	52	B2
A3 [	6	51	] B3
v <sub>cc</sub> [	7	50	] v <sub>cc</sub>
A4 [	8	49	] B4
A5 [	9	48	B5
A6 [		47	] B6
GND [	11	46	] GND
A7 [	12	45	] B7
A8 [	13	44	] B8
A9 [	14	43	] B9
A10 [	15	42	B10
A11 [	16	41	] B11
A12 [	17	40	B12
GND [	18	39	] GND
A13 [	19	38	B13
A14 [	20	37	] B14
A15 [	21	36	] B15
v <sub>cc</sub> [	22	35	] v <sub>cc</sub>
A16 [	23	34	B16
A17 [	24	33	] B17
GND [	25	32	] GND
A18 [	26	31	] B18
OEBA [	27	30	] CLKBA
LEBA [	28	29	CLKENBA

LINEESS OTHERWISE NOTED this document contains PRODUCTION

SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

#### description (continued)

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable  $\overline{OEAB}$  is active low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

This device is fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

When  $V_{CC}$  is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ALVTH16601 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16601 is characterized for operation from –40°C to 85°C.

#### **FUNCTION TABLE**†


	I	NPUTS			OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	Α	В
Х	Н	Χ	Χ	Χ	Z
Х	L	Н	Χ	L	L
Х	L	Н	Χ	Н	Н
н	L	L	Χ	Χ	в <sub>0</sub> ‡
н	L	L	Χ	X	в <sub>0</sub> ‡ в <sub>0</sub> ‡
L	L	L	$\uparrow$	L	L
L	L	L	$\uparrow$	Н	Н
L	L	L	L or H	Χ	в <sub>0</sub> ‡

<sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.



<sup>&</sup>lt;sup>‡</sup> Output level before the indicated steady-state input conditions were established

## logic diagram (positive logic)





SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> –0.5 V to 4	1.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high or power-off state, V <sub>O</sub> (see Note 1)0.5 V to	7 V
Output current in the low state, IO: SN54ALVTH16601	Am 6
SN74ALVTH16601 128	3 mA
Output current in the high state, IO: SN54ALVTH16601 –48	3 mA
SN74ALVTH16601	ŀ mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	) mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	) mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	
DGV package 86°	
DL package 74°	C/W
Storage temperature range, T <sub>stg</sub> 65°C to 15	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (see Note 3)

			SN54	ALVTH1	6601	SN74	ALVTH1	6601	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage		2.3		2.7	2.3		2.7	V
VIH	High-level input voltage		1.7		2	1.7			V
V <sub>IL</sub>	Low-level input voltage		Š	0.7			0.7	V	
VI	Input voltage			Vcc	5.5	0	VCC	5.5	V
loн	High-level output current			7	-6			-8	mA
lai	Low-level output current			2	6			8	mA
lOL	Low-level output current; current duty cycle ≤	50%; f≥1 kHz	20,00	5	18			24	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q		10			10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200			200			μs/V
T <sub>A</sub>	Operating free-air temperature				125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

## recommended operating conditions, $V_{\mbox{\footnotesize{CC}}}$ = 3.3 V $\pm$ 0.3 V (see Note 3)

			SN54	ALVTH1	6601	SN74	ALVTH1	6601	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage		2		1/2	2			V
V <sub>IL</sub>	Low-level input voltage			Š	0.8			0.8	V
VI	Input voltage	Input voltage			5.5	0	VCC	5.5	V
IOH	High-level output current			1	-24			-32	mA
lo.	Low-level output current			2	24			32	mA
lor	Low-level output current; current duty cycle ≤	50%; f≥1 kHz	20,	5	48			64	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q		10			10	ns/V
Δt/ΔVCC	Power-up ramp rate		200			200			μs/V
TA	Operating free-air temperature				125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

## electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

	DAMETED	TEST CO	NUDITIONS	SN54	ALVTH1	6601	SN74	ALVTH1	6601	LINIT
PAI	RAMETER	1531 CC	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 2.3 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0	.2		VCC-0	.2		
Vон		V <sub>CC</sub> = 2.3 V	$I_{OH} = -6 \text{ mA}$	1.8						V
		VCC = 2.3 V	$I_{OH} = -8 \text{ mA}$				1.8			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	$I_{OL} = 100 \mu\text{A}$			0.2			0.2	
			$I_{OL} = 6 \text{ mA}$			0.4				
VOL		V <sub>CC</sub> = 2.3 V	$I_{OL} = 8 \text{ mA}$						0.4	V
		VCC = 2.3 V	I <sub>OL</sub> = 18 mA			0.5				
			I <sub>OL</sub> = 24 mA						0.5	
V <sub>RST</sub> ‡		V <sub>CC</sub> = 2.7 V	$I_O = 1 \text{ mA},$ $V_I = V_{CC} \text{ or GND}$			0.55			0.55	V
	Control innuts	V <sub>CC</sub> = 2.7 V,	$V_I = V_{CC}$ or GND		Š	±1			±1	
	Control inputs	V <sub>CC</sub> = 0 or 2.7 V,	V <sub>I</sub> = 5.5 V		2/4	10			10	
l <sub>l</sub>		V <sub>CC</sub> = 2.7 V	V <sub>I</sub> = 5.5 V		7	10			10	μΑ
	A or B ports		$V_I = V_{CC}$		2	1			1	
			V <sub>I</sub> = 0		3	-5			<b>–</b> 5	
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$	Q					±100	μΑ
I <sub>BHL</sub> §		$V_{CC} = 2.3 \text{ V},$	V <sub>I</sub> = 0.7 V		115			115		μΑ
IBHH		$V_{CC} = 2.3 \text{ V},$	V <sub>I</sub> = 1.7 V		-10			-10		μΑ
IBHLO#	ŧ	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to $V_{CC}$	300			300			μΑ
I <sub>BHHO</sub>		$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to $V_{CC}$	-300			-300			μΑ
lEX☆		$V_{CC} = 2.3 \text{ V},$	V <sub>O</sub> = 5.5 V			125			125	μΑ
IOZ(PU	/PD)□	$V_{CC} \le 1.2 \text{ V}, V_O = \frac{0.5}{OE} \text{ V}$ V <sub>I</sub> = GND or V <sub>CC</sub> , $\overline{OE}$ =	to V <sub>CC</sub> , don't care			±100			±100	μΑ
		V <sub>CC</sub> = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1	
ICC		$I_{O} = 0,$	Outputs low		2.5	4.5		2.5	4.5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		0.04	0.1		0.04	0.1	
Ci		V <sub>CC</sub> = 2.5 V,	V <sub>I</sub> = 2.5 V or 0		3			3		pF
C <sub>io</sub>		$V_{CC} = 2.5 \text{ V},$	V <sub>O</sub> = 2.5 V or 0		7			7		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 2.5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> Data must not be loaded into the flip-flops/latches after applying power.

<sup>§</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

<sup>#</sup> An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

<sup>☆</sup>Current into an output in the high state when V<sub>O</sub> > V<sub>CC</sub>

<sup>□</sup> High-impedance state during power up or power down

SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

## electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

D/	ND A METER	TECT	CONDITIONS	SN54	ALVTH1	6601	SN74	ALVTH1	6601	UNIT
PA	ARAMETER	1531 (	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
٧ıK		V <sub>CC</sub> = 3 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0	2		V <sub>CC</sub> -0	.2		
$V_{OH}$		V <sub>CC</sub> = 3 V	$I_{OH} = -24 \text{ mA}$	2						V
		AGC = 2 A	$I_{OH} = -32 \text{ mA}$				2			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I <sub>OL</sub> = 100 μA			0.2			0.2	
			I <sub>OL</sub> = 16 mA						0.4	
VOL			$I_{OL} = 24 \text{ mA}$			0.5				V
VOL		V <sub>CC</sub> = 3 V	$I_{OL} = 32 \text{ mA}$						0.5	V
			$I_{OL} = 48 \text{ mA}$			0.55				
			$I_{OL} = 64 \text{ mA}$						0.55	
V <sub>RST</sub>	‡	V <sub>CC</sub> = 3.6 V	$I_O = 1 \text{ mA},$ $V_I = V_{CC} \text{ or GND}$			0.55			0.55	V
	Control innuts	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND		24	±1			±1	
	Control inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V		7	10			10	
II		V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V		S	10			10	μΑ
	A or B ports		$V_I = V_{CC}$	Ć	3	1			1	
			V <sub>I</sub> = 0	Q		<b>-</b> 5			<b>–</b> 5	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$						±100	μΑ
I <sub>BHL</sub> §		$V_{CC} = 3 V$ ,	V <sub>I</sub> = 0.8 V	75			75			μΑ
IBHH		$V_{CC} = 3 V$ ,	V <sub>I</sub> = 2 V	-75			-75			μΑ
IBHLO	,#	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to $V_{CC}$	500			500			μΑ
Івннс	اار	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to $V_{CC}$	-500			-500			μΑ
lEX☆		$V_{CC} = 3 V$	$V_0 = 5.5 \text{ V}$			125			125	μΑ
IOZ(PI	U/PD)□	$V_{CC} \le 1.2 \text{ V}, V_{O} = \frac{0.5}{\text{OE}}$ $V_{I} = \text{GND or } V_{CC}, \overline{\text{OE}}$	V to V <sub>CC</sub> , = don't care			±100			±100	μΑ
		V <sub>CC</sub> = 3.6 V,	Outputs high		0.06	0.1		0.06	0.1	
ICC		$I_{O} = 0$ ,	Outputs low		3.5	5		3.5	5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		0.06	0.1		0.06	0.1	
∆ICC◊		V <sub>CC</sub> = 3 V to 3.6 V, On Other inputs at V <sub>CC</sub> or				0.4			0.4	mA
Ci		$V_{CC} = 3.3 \text{ V},$	V <sub>I</sub> = 3.3 V or 0		3			3		pF
Cio		V <sub>CC</sub> = 3.3 V,	V <sub>O</sub> = 3.3 V or 0		7			7		pF

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> Data must not be loaded into the flip-flops/latches after applying power.

<sup>§</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

<sup>#</sup> An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

 $<sup>\</sup>star$ Current into an output in the high state when  $V_O > V_{CC}$ 

<sup>□</sup> High-impedance state during power up or power down

<sup>♦</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

				SN54ALVTI	H16601	SN74ALVT	H16601	UNIT
				MIN	MAX	MIN	MAX	UNII
fclock	Clock frequency				150		150	MHz
	Pulse duration	LE high		1.8		1.8		20
t <sub>W</sub>	Pulse duration	CLK high or low		2.3		2.3		ns
		A B h - ( OL)(^	Data high	4		4		
		A or B before CLK↑	Data low	5.2		5.2		
١.	Catura tima	. 5. ( .5.	CLK high	0.7	EN	0.7		
t <sub>su</sub>	Setup time	A or B before LE↓	CLK low	0.9	14	0.9		ns
1			Data high	1.7,0		1.7		
		CLKEN before CLK↑	Data low	2.3		2.3		
		A B - (1 OLK)	Data high	0.5		0.5		
		A or B after CLK↑	Data low	0.5		0.5		
		A an D affan I E l	CLK high	2.3		2.3		
th	Hold time	A or B after LE↓	CLK low	2.4		2.4		ns
		OLICEN - (1 OLIC	Data high	0.5		0.5		1
		CLKEN after CLK↑	Data low	0.5		0.5		

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

				SN54ALVT	H16601	SN74ALVT	H16601	UNIT
				MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency				150		150	MHz
	Dulas direction	LE high	1.8		1.8			
t <sub>W</sub>	Pulse duration	CLK high or low		2.3		2.3		ns
		A 51 ( 01/(1)		2.4		2.4		
		A or B before CLK↑	Data low	3.8		3.8		
١.	t Saturatima	A == B b = (=== 1.5.)	CLK high	1	EN	1		
t <sub>su</sub>	Setup time	A or B before LE↓	CLK low	0.6	Ty.	0.6		ns
			Data high	1.4,0		1.4		
		CLKEN before CLK↑	Data low	1.9		1.9		
		A B (1 OL 1/4)	Data high	0.5		0.5		
		A or B after CLK↑	Data low	0.5		0.5		
1.	Hald time	A an D after I E	CLK high	2		2		
th	t <sub>h</sub> Hold time	A or B after LE↓	CLK low	2.3		2.3		ns
		OLIVEN - fra - OLIV	Data high	0.6		0.6		
		CLKEN after CLK↑	Data low	0.5		0.5		

SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 30 pF, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	SN54ALV	ГН16601	SN74ALVT	H16601	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
fmax			150		150		MHz
t <sub>PLH</sub>	B or A	A or B	1.1	<u>4</u> .1	1.1	4.1	ns
t <sub>PHL</sub>	D OI A	AOID	1.6	4.8	1.6	4.8	115
<sup>t</sup> PLH	LEBA or LEAB	A or B	2.1	5	2.1	5	ns
<sup>t</sup> PHL	LEDA OI LEAD	AOID	2.4	5.4	2.4	5.4	115
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	2	5	2	5	ns
t <sub>PHL</sub>	CLNBA OF CLNAB	AOIB	2.5	5.9	2.5	5.9	115
<sup>t</sup> PZH	OEBA or OEAB	A or B	1.2	4.8	1.2	4.8	ns
t <sub>PZL</sub>	OEBA OF OEAB	AUID	1	4.6	1	4.6	115
<sup>t</sup> PHZ	OEBA or OEAB	A or B	1.2	5.2	1.2	5.2	ns
tPLZ	OEBA OI OEAB	AOID	1	3.9	1	3.9	113

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALV	TH16601	SN74ALVT	H16601	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>			150		150		MHz
t <sub>PLH</sub>	D A	A or B	1.4	<b>3</b> .9	1.4	3.9	20
t <sub>PHL</sub>	B or A	AUID	1.1	3.9	1.1	3.9	ns
t <sub>PLH</sub>	LEBA or LEAB	A or B	2	4.6	2	4.6	ns
t <sub>PHL</sub>	LEBA OF LEAB	AUID	2.1	4.6	2.1	4.6	115
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	1.9	4.5	1.9	4.5	ns
<sup>t</sup> PHL	CLNDA OI CLNAD	AOID	2.2	4.6	2.2	4.6	115
<sup>t</sup> PZH	OEBA or OEAB	A or B	Q 1	4.2	1	4.2	ns
t <sub>PZL</sub>	OEBA OF OEAB	AUID	1	4.4	1	4.4	115
<sup>t</sup> PHZ	OEBA or OEAB	A or B	1.8	5.3	1.8	5.3	ns
t <sub>PLZ</sub>	OEDA OF OEAB	AUID	1.7	4.6	1.7	4.6	115

SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2$  ns,  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform22 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq 2.5 \ ns$ .
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74ALVTH16601DL	Obsolete	Production	SSOP (DL)   56	-	-	Call TI	(5) Call TI	-40 to 85	ALVTH16601
SN74ALVTH16601DLR	Obsolete	Production	SSOP (DL)   56	-	-	Call TI	Call TI	-40 to 85	ALVTH16601
SN74ALVTH16601VR	Obsolete	Production	TVSOP (DGV)   56	-	-	Call TI	Call TI	-40 to 85	VT601

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

### DGV (R-PDSO-G\*\*)

#### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## DL (R-PDSO-G56)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025