

SGLS364 - JULY 2006

3-V TO 6-V INPUT, 3-A OUTPUT, SYNCHRONOUS-BUCK PWM SWITCHERS WITH INTEGRATED FETs (SWIFT™ VOLTAGE REGULATORS)

FEATURES

- Controlled Baseline
 - One Assembly
 - One Test Site
 - One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree⁽¹⁾
- 60-mΩ MOSFET Switches for High Efficiency at 3-A Continuous Output Source or Sink Current
- 0.9-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V Fixed-Output Voltage Devices With 1% Initial Accuracy
- Internally Compensated for Low Parts Count
- Fast Transient Response
- Wide Pulse-Width Modulation (PWM) Frequency Fixed: 350 kHz, 550 kHz Adjustable: 280 kHz to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and Total Cost
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

APPLICATIONS

- Low-Voltage High-Density Systems With Power Distributed at 5 V or 3.3 V
- Point-of-Load Regulation for High-Performance DSPs, FPGAs, ASICs, and Microprocessors
- Broadband, Networking, and Optical Communications Infrastructure
- Automotive Telematics

DESCRIPTION

As members of the SWIFT[™] family of dc/dc regulators, the TPS5431x low-input voltage, high-output current, synchronous-buck PWM converters integrate all required active components. Included on the substrate with the listed features is a true, high-performance, voltage error amplifier that provides high performance under transient conditions, an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V, an internally-and externally-set slow-start circuit to limit in-rush currents, and a power-good output useful for processor/logic reset, fault signaling, and supply sequencing.

The TPS5431x device is available in a thermally-enhanced 20-pin TSSOP (PWP) PowerPAD[™] package, which eliminates bulky heatsinks. TI provides evaluation modules and the SWIFT designer software tool to aid in quickly achieving high-performance power-supply designs to meet aggressive equipment development cycles.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD and SWIFT are trademarks of Texas Instruments.

SGLS364 - JULY 2006







ORDERING INFORMATION

TJ	OUTPUT VOLTAGE	PACKAGED DEVICES PLASTIC TSSOP (PWP) ⁽¹⁾
	0.9 V	TPS54311MPWPREP ⁽²⁾
	1.2 V	TPS54312MPWPREP
5500 / 40500	1.5 V	TPS54313MPWPREP ⁽²⁾
–55°C to 125°C	1.8 V	TPS54314MPWPREP ⁽²⁾
	2.5 V	TPS54315MPWPREP ⁽²⁾
	3.3 V	TPS54316MPWPREP ⁽²⁾

(1) The PWP package is taped and reeled, as indicated by the R suffix. See application section of data sheet for PowerPAD drawing and layout information.

(2) Product Preview

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

	VIN, SS/ENA, FSEL	–0.3 V to 7 V
	RT VSENSE BOOT VBIAS, PWRGD, COMP PH PH COMP, VBIAS PH COMP, VBIAS PH COMP SS/ENA,PWRGD AGND to PGND on temperature range, TJ Stg	–0.3 V to 6 V
Input voltage range, VI		–0.3 V to 4 V
	BOOT	–0.3 V to 17 V
	VBIAS, PWRGD, COMP	–0.3 V to 7 V
Output voltage range, VO	РН	–0.6 V to 10 V
0	PH	Internally limited
Source current, IO	COMP, VBIAS	6 mA
	PH	6 A
Sink current	COMP	6 mA
	SS/ENA,PWRGD	10 mA
Voltage differential	AGND to PGND	±0.3 V
Operating virtual junction tem	perature range, TJ	–40°C to 150°C
Storage temperature, T _{Stg}		−65°C to 150°C
Lead temperature 1,6 mm (1/	16 in) from case for 10 s	300°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	MIN	MAX	UNIT
Input voltage range, VI	3	6	V
Operating junction temperature, TJ	-55	125	°C

PACKAGE DISSIPATION RATINGS⁽¹⁾ (2)

PACKAGE	THERMAL IMPEDANCE, JUNCTION TO AMBIENT	T _A = 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
20-pin PWP with solder	26°C/W	3.85 W(3)	2.12 W	1.54 W
20-pin PWP without solder	57.5°C/W	1.73 W	0.96 W	0.69 W

(1) For more information on the PWP package, see the TI technical brief (SLMA002).

(2) Test board conditions:

1. 3 in \times 3 in, two layers, thickness: 0.062 in

2. 1.5-oz copper traces located on top of the PCB

3. 1.5-oz copper ground plane on the bottom of the PCB

4. Ten thermal vias (see the recommended land pattern in the Applications section of this data sheet)

(3) Maximum power dissipation may be limited by overcurrent protection.

ELECTRICAL CHARACTERISTICS

 $T_J = -55^{\circ}C$ to $125^{\circ}C$, $V_{IN} = 3$ V to 6 V (unless otherwise noted)

PARAMETER				TEST CONDITION	S	MIN	TYP	MAX	UNIT
Supp	ly Voltage (VIN)								
VIN	Input voltage					3		6	V
			f _S = 350 kHz,	$FSEL \leq 0.8 \; V,$	RT open		6.2	9.6	
	Quiescent current		f _S = 550 kHz, Phase pin open	FSEL≥2.5 V,	RT open,		8.4	12.8	mA
			Shutdown,	SS/ENA = 0 V			1	1.4	
Unde	r Voltage Lockou	t (UVLO)							
	Start threshold vo	oltage					2.95	3	
	Stop threshold vo	oltage				2.7	2.8		V
	Hysteresis voltag	le					0.14		V
	Rising and falling deglitch(1)	edge					2.5		μs
Bias \	Voltage (VBIAS)								
	Output voltage		I(VBIAS) = 0 V			2.7	2.8	2.95	V
Output current ⁽²⁾								100	μΑ
Outpu	ut Voltage								
		TPS54311(4)	TJ = 25°C,	V _{IN} = 5 V			0.9		V
		1PS54311(*)	$3 V \le V_{IN} \le 6 V$,	$0 A \leq I_L \leq 3 A$,	$-40^\circ C \leq T_J \leq 125^\circ C$	-2.5%		2.5%	
		TPS54312	TJ = 25°C,	V _{IN} = 5 V			1.2		V
		1P354312	$3 \text{ V} \leq \text{V}_{IN} \leq 6 \text{ V},$	$0 A \le I_L \le 3 A,$	$-40^\circ C \leq T_J \leq 125^\circ C$	-2.5%		2.5%	
		TPS54313(4)	TJ = 25°C,	V _{IN} = 5 V			1.5		V
Vo	Output voltage	17304313(*)	$3 \text{ V} \leq \text{V}_{IN} \leq 6 \text{ V},$	$0~A \leq I_L \leq 3~A,$	$-40^\circ C \leq T_J \leq 125^\circ C$	-2.5%		2.5%	
vO	Output Voltage	TPS54314(4)	T _J = 25°C,	V _{IN} = 5 V			1.8		V
		11 004014()	$3 \text{ V} \leq \text{V}_{IN} \leq 6 \text{ V},$	$0 A \le I_L \le 3 A$,	$-40^\circ C \leq T_J \leq 125^\circ C$	-2.5%		2.5%	
		TPS54315(4)	T _J = 25°C,	V _{IN} = 5 V			2.5		V
			$3.2 \text{ V} \leq \text{V}_{IN} \leq 6 \text{ V},$		$-40^\circ C \le T_J \le 125^\circ C$	-2.5%		2.5%	
		TPS54316(4)	T _J = 25°C,	$V_{IN} = 5 V$			3.3		V
			$4 \text{ V} \leq \text{V}_{IN} \leq 6 \text{ V},$	$0 A \le I_L \le 3 A,$	$-40^\circ C \le T_J \le 125^\circ C$	-2.5%		2.5%	
Regu	lation		i						
	Line regulation ⁽¹⁾		I _L = 1.5 A,	$350 \le f_S \le 550 \text{ kHz},$	$T_J = 85^{\circ}C$		0.21		%/V
	Load regulation(1)(3)	$I_L = 0 A \text{ to } 3 A,$	$350 \le f_S \le 550 \text{ kHz},$	TJ = 85°C		0.21		%/A

(1) Specified by design

(2) Static resistive loads only

(3) Specified by the circuit used in Figure 10

(4) Product Preview

SGLS364 - JULY 2006

ELECTRICAL CHARACTERISTICS (continued)

 $T_J = -55^{\circ}C$ to 125°C, $V_{IN} = 3$ V to 6 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Oscillator						
latence ille est for a more in a for		FSEL ≤ 0.8 V, RT open	265	350	440	
Internally set free-running free	quency range	FSEL ≥ 2.5 V, RT open	440	550	680	kHz
		RT = 180 k Ω (1% resistor to AGND) ⁽¹⁾	252	280	308	
Externally set free-running fre	quency range	RT = 160 k Ω (1% resistor to AGND)	290	312	350	kHz
		RT = 68 k Ω (1% resistor to AGND) ⁽¹⁾	663	700	762	
High-level threshold voltage a	t FSEL		2.5			V
Low-level threshold voltage a	t FSEL				0.8	V
Pulse duration, FSEL ⁽¹⁾			50			ns
Frequency range, FSEL(1) (2)		330		700	kHz
Ramp valley ⁽¹⁾				0.75		V
Ramp amplitude (peak to pea	k)(1)			1		V
Minimum controllable on time	(1)				200	ns
Maximum duty cycle ⁽¹⁾			90%			
Error Amplifier		•				
Error-amplifier open-loop volta	age gain(1)			26		dB
Error-amplifier unity-gain band			3	5		MHz
PWM Comparator		l				
PWM comparator propagation	delay time					
PWM comparator input to PH		10-mV overdrive ⁽¹⁾		70	85	ns
dead time)						
Slow-Start/Enable (SS/ENA)						
Enable threshold voltage			0.82	1.2	1.4	V
Enable hysteresis voltage ⁽¹⁾				0.03		V
Falling-edge deglitch ⁽¹⁾				2.5		μs
	TPS54311(3)		2.6	3.3	4.1	
	TPS54312		3.5	4.5	5.4	
1	TPS54313(3)		4.4	5.6	6.7	
Internal slow-start time(1)	TPS54314 ⁽³⁾		2.6	3.3	4.1	ms
	TPS54315(3)		3.6	4.7	5.6	
	TPS54316(3)		4.7	6.1	7.6	
Charge current		SS/ENA = 0 V	2.5	5	8	μA
Discharge current		SS/ENA = 0.2 V, VI = 2.7 V	1.2	2.3	4	mA
Power Good (PWRGD)						
Power-good threshold voltage)	VSENSE falling		90		%V _{ref}
Power-good hysteresis voltag	_{le} (1)			3		%V _{ref}
Power-good falling edge degli	tch(1)			35		μs
Output saturation voltage		I _(sink) = 2.5 mA		0.18	0.3	V
Leakage current		V _I = 5.5 V			1	μA
Current Limit		I -				-
		VI = 3 V, Output shorted	4	6.5	1	
Current-limit trip point		$V_{I} = 6 V$, Output shorted	4.5	7.5		А
Current-limit leading-edge bla	nking time	(1)		100		ns
	-	(1)				
Current-limit total response tir	ne			200	I	ns

ÈXAS **NSTRUMENTS**

www.ti.com

(1) Specified by design (2) To ensure proper operation when RC filter is used between external clock and FSEL pin, the recommended values are R \leq 1 k Ω and C \leq 68 pF. (3) Product Preview

ELECTRICAL CHARACTERISTICS (continued)


 $T_J = -55^{\circ}C$ to $125^{\circ}C$, $V_{IN} = 3$ V to 6 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Thermal Shutdown							
Thermal shutdown trip point ⁽¹⁾		135	150	165	°C		
Thermal shutdown hysteresis ⁽¹⁾			10		°C		
Ouput Power MOSFETs							
	$V_{I} = 6 V^{(2)}$		59	88			
rDS(on) Power MOSFET switches	$V_{ } = 3 V(2)$		85	136	mΩ		

(1) Specified by design

(2) Matched MOSFETs, low side rDS(on) production tested, high side rDS(on) specified by design

PIN ASSIGNMENTS



NC - No internal connection


Terminal Functions

TERMI	NAL	DESCRIPTION							
NAME	NO.	DESCRIPTION							
AGND	1	Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, RT resistor, and FSEL pin. Make PowerPAD package connection to AGND.							
BOOT	5	Bootstrap input. 0.022- μ F to 0.1- μ F low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver.							
FSEL	19	Frequency select input. Provides logic input to select between two internally set switching frequencies.							
NC	3	No connection							
PGND	11–13	Power ground. High-current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns and negative terminals of the input and output capacitors.							
PH	6–10	Phase input/output. Junction of the internal high- and low-side power MOSFETs and output inductor.							
PWRGD	4	Power-good open-drain output. Hi-Z when VSENSE \ge 90% V _{ref} , otherwise, PWRGD is low. Note that output is low when SS/ENA is low or internal shutdown signal active.							
RT	20	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, f _S .							
SS/ENA	18	Slow-start/enable input/output. Dual function pin that provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.							
VBIAS	17	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high-quality, low-ESR, $0.1-\mu$ F to $1-\mu$ F ceramic capacitor.							
VIN	14–16	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high-quality, low-ESR, 1- μ F to 10- μ F ceramic capacitor.							
VSENSE	2	Error-amplifier inverting input. Connect directly to output voltage sense point.							

TEXAS INSTRUMENTS www.ti.com


SGLS364 - JULY 2006

FUNCTIONAL BLOCK DIAGRAM





TYPICAL CHARACTERISTICS





SGLS364 - JULY 2006

APPLICATION INFORMATION

Figure 10 shows the schematic diagram for a typical TPS54314 application. The TPS54314 (U1) can provide up to 3 A of output current at a nominal output voltage of

1.8 V. For proper thermal performance, the PowerPAD package underneath the TPS54314 integrated circuit must be soldered to the printed circuit board.




Figure 10. TPS54314 Schematic

INPUT

The input to the circuit is a nominal 5 Vdc, applied at J1. The optional input filter (C2) is a $220-\mu$ F POSCAP capacitor, with a maximum allowable ripple current of 3 A. C8 is the decoupling capacitor for the TPS54314 and must be located as close to the device as possible.

FEEDBACK CIRCUIT

The output voltage of the converter is fed directly into the VSENSE pin of the TPS54314. The TPS54314 is internally compensated to provide stability of the output under varying line and load conditions.

OPERATING FREQUENCY

In the application circuit, a 700-kHz operating frequency is selected by leaving FSEL open and connecting a 71.5-k Ω resistor between the RT pin and AGND. Different operating frequencies may be selected by varying the value of R3 using equation 1:

$$R = \frac{500 \text{ kHz}}{\text{Switching Frequency}} \times 100 \text{ k}\Omega$$
(1)

Alternately, preset operating frequencies of 350 kHz or 550 kHz may be selected by leaving RT open and connecting the FSEL pin to AGND or V_{IN} , respectively.

OUTPUT FILTER

The output filter is composed of a 5.2- μ H inductor and 470- μ F capacitor. The inductor is a low dc-resistance (16-m Ω) type, Sumida CDRH104R–5R2. The capacitor

used is a 4-V POSCAP, with a maximum ESR of 40 m Ω . The output filter components work with the internal compensation network to provide a stable closed-loop response for the converter.

GROUNDING AND PowerPAD LAYOUT

The TPS5431x has two internal grounds (analog and power). Inside the TPS5431x, the analog ground ties to all of the noise-sensitive signals, while the power ground ties to the noisier power signals. The PowerPAD package must be connected directly to AGND. Noise injected between the two grounds can degrade the performance of the TPS5431x, particularly at higher output currents. However, ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground planes are recommended. These two planes should tie together directly at the IC to reduce noise between the two grounds. The only components that should tie directly to the power ground plane are the input capacitor, the output capacitor, the input voltage decoupling capacitor, and the PGND pins of the TPS5431x. The layout of the TPS54314 evaluation module is representative of a recommended layout for a four-layer board. Documentation for the TPS54314 evaluation module can be found on the TI web site under the TPS54314 product folder and in the application note, (literature number SLVA111).

LAYOUT CONSIDERATIONS FOR THERMAL PERFORMANCE

For operation at full-rated load current, the analog ground plane must provide an adequate heat-dissipating area. A 3-in by 3-in plane of 1-oz copper is recommended (not mandatory), depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD package should be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and any area available should be used when 3-A or greater operation is desired. Connection from the exposed area of the PowerPAD package to the analog ground-plane layer should be made using 0.013-in diameter vias to avoid solder wicking through the vias. Six vias should be in the PowerPAD area, with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal-pad area, can be increased to 0.018 in. Additional vias beyond the ten recommended that enhance thermal performance should be included in areas not under the device package.





Figure 11. Recommended Land Pattern for 20-Pin PWP PowerPAD[™] Package

SGLS364 - JULY 2006





DETAILED DESCRIPTION

Undervoltage Lockout (UVLO)

The TPS5431x incorporates an UVLO circuit to keep the device disabled when the input voltage (V_{IN}) is insufficient. During power up, internal circuits are held inactive until V_{IN} exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until V_{IN} falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator and a 2.5- μ s rising- and falling-edge deglitch circuit reduce the likelihood of shutting the device down due to noise on V_{IN}.

Slow-Start/Enable (SS/ENA)

The SS/ENA pin provides two functions. First, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start-up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5- μ s falling-edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

DEVICE	OUTPUT VOLTAGE	SLOW START
TPS54311	0.9 V	3.3 ms
TPS54312	1.2 V	4.5 ms
TPS54313	1.5 V	5.6 ms
TPS54314	1.8 V	3.3 ms
TPS54315	2.5 V	4.7 ms
TPS54316	3.3 V	6.1 ms

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND. Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of SS/ENA and start-up of the output. The delay is proportional to the slow-start capacitor value and lasts until SS/ENA reaches the enable threshold. The start-up delay is approximately:

$$t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \mu \text{A}}$$
⁽²⁾

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

SGLS364 - JULY 2006

$$t_{(SS)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \mu \text{A}}$$
 (3)

The actual slow-start is likely to be less than that started in equation 3, due to the brief ramp-up at the internal rate.

VBIAS Regulator (VBIAS)

The VBIAS regulator provides internal analog and digital blocks, with a stable supply voltage over variations in junction temperature and input voltage. A high-quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R- or X5R-grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor should be placed close to the VBIAS pin and returned to AGND. External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.7 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

Voltage Reference

The voltage-reference system produces a precise V_{ref} signal by scaling the output of a temperature-table band-gap circuit. During manufacturing, the band-gap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high-precision regulation of the TPS5431x, since it cancels offset errors in the scale and error-amplifier circuits.

Oscillator and PWM Ramp

The oscillator frequency can be set to internally-fixed values of 350 kHz or 550 kHz, using the FSEL pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 kHz to 700 kHz by connecting a resistor to the RT pin to ground and floating the FSEL pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

Switching frequency =
$$\frac{100 \text{ k}\Omega}{\text{R}} \times 500 \text{ kHz}$$
 (4)

External synchronization of the PWM ramp is possible over the frequency range of 330 kHz to 700 kHz by driving a synchronization signal into FSEL and connecting a resistor from RT to AGND. Choose an RT resistor that sets the free-running frequency to 80% of the synchronization signal. Table 1 shows the frequency-selection configurations.

SGLS364 - JULY 2006

Table 1. Summary of Frequency Selection Configurations

SWITCHING FREQUENCY	FSEL PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	\geq 2.5 V	Float
Externally set 280 kHz to 700 kHz	Float	R = 68 k Ω to 180 k Ω
Externally synchronized frequency(1)	Synchronization signal	R = RT value for 80% of external synchronization frequency

(1) To ensure proper operation when the RC filter is used between external clock and FSEL pin, the recommended values are $R \le 1 \text{ k}\Omega$ and $C \le 68 \text{ pF}$.

Error Amplifier

The high-performance, wide-bandwidth, voltage error amplifier is gain limited to provide internal compensation of the control loop. The user is given limited flexibility in choosing output L and C filter components. Inductance values of 4.7 μ H to 10 μ H are typical and available from several vendors. The resulting designs exhibit good noise and ripple characteristics, along with exceptional transient response. Transient recovery times typically are in the range of 10 μ s to 20 μ s.

PWM Control

Signals from the error amplifier output, oscillator, and current-limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control-logic block. During steady-state operation below the current-limit threshold, the PWM comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse duration. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error-amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error-amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage TEXAS INSTRUMENTS www.ti.com

rises to the regulation set point, setting VSENSE to approximately the same voltage as V_{ref} . If the error amplifier output is low, the PWM latch is reset continually and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS5431x is capable of sinking current continuously until the output reaches the regulation set point.

If the current-limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error-amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor and consequently the output current. This process is repeated each cycle in which the current-limit comparator is tripped.

Dead-Time Control and MOSFET Drivers

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turn-on times of the MOSFET drivers. The high-side driver does not turn on until the gate drive voltage to the low-side FET is below 2 V. The low-side driver does not turn on until the voltage at the gate of the high-side MOSFETs is below 2 V. The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFET gates. The low-side driver is supplied from VIN, while the high-side drive is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal $2.5-\Omega$ bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.

Overcurrent Protection

The cycle-by-cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and differential amplifier and comparing it to the preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current-limit threshold. A 100-ns leading-edge blanking circuit prevents false tripping of the current limit. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current-sink operation is provided by thermal shutdown.

Thermal Shutdown

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown when the junction temperature decreases to 10°C below the thermal shutdown trip point and starts up under control of the slow-start circuit. Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously – starting up by



control of the soft-start circuit, heating up due to the fault, and then shutting down upon reaching the thermal shutdown point.

Power Good (PWRGD)

The power-good circuit monitors for undervoltage conditions on VSENSE. If the voltage on VSENSE is 10% below the reference voltage, the open-drain PWRGD

output is pulled low. PWRGD also is pulled low if VIN is less than the UVLO threshold, or SS/ENA is low, or thermal shutdown is asserted. When VIN = UVLO threshold, SS/ENA = enable threshold, and VSENSE > 90% of V_{ref}, the open-drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of V_{ref} and a 35- μ s falling-edge deglitch circuit prevent tripping of the power-good comparator due to high-frequency noise.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	()						(6)	(-)			
TPS54311MPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS54311	Samples
TPS54312MPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS54312	Samples
TPS54313MPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS54313	Samples
TPS54314MPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS54314	Samples
TPS54315MPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS54315	Samples
TPS54316MPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS54316	Samples
V62/06657-01XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS54311	Samples
V62/06657-02XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS54312	Samples
V62/06657-03XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS54313	Samples
V62/06657-04XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS54314	Samples
V62/06657-05XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS54315	Samples
V62/06657-06XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS54316	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



www.ti.com

10-Dec-2020

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS54311-EP, TPS54312-EP, TPS54313-EP, TPS54314-EP, TPS54315-EP, TPS54316-EP :

- Catalog: TPS54311, TPS54312, TPS54313, TPS54314, TPS54315, TPS54316
- Automotive: TPS54312-Q1, TPS54316-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PWP (R-PDSO-G20)

PowerPAD[™] PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PowerPAD[™] SMALL PLASTIC OUTLINE PWP (R-PDSO-G20)

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

A Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





NOTES:

Α.

B. This drawing is subject to change without notice.

All linear dimensions are in millimeters.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated