

Contents of MSP430F41x2 Code Examples (slac288.zip) - asm (CCS), .s43 (IAR), and .c (CCS & IAR)

Link to zip file: <http://www.ti.com/lit/zip/slac288>

Applicable Devices: MSP430F4132, MSP430F4152

Consult *readme.txt* included in the zip file for disclaimer and coding style guidelines

Contents:

- [Assembly Code Examples \(.asm, CCS compatible\)](#)
- [Assembly Code Examples \(.s43, IAR compatible\)](#)
- [C Code Examples \(.c, IAR & CCS compatible\)](#)

.asm code examples – CCS	
File name	Description
msp430x41x2_1.asm	Toggle P5.1 in software
msp430x41x2_1_vlo.asm	Software Toggle P5.1, MCLK = VLO/8
msp430x41x2_lpm3_vlo.asm	Basic Clock, LPM3 Using WDT ISR, VLO ACLK
msp430x41x2_clks.asm	FLL+, Output 32kHz XTAL + Internal DCO
msp430x41x2_fll_01.asm	FLL+, Runs Internal DCO at 2.5MHz
msp430x41x2_fll_02.asm	FLL+, Runs Internal DCO at 8MHz
msp430x41x2_LFxtal_nmi.asm	LFXT1 Oscillator Fault Detection
msp430x41x2_P1_01.asm	Software Poll P1.4, Set P5.1 if P1.4 = 1
msp430x41x2_P1_02.asm	Software Port Interrupt on P1.4 from LPM4
msp430x41x2_bt_01.asm	Basic Timer, Toggle P5.1 Inside ISR, DCO SMCLK
msp430x41x2_bt_02.asm	Basic Timer, Toggle P5.1 Inside ISR, 32kHz ACLK
msp430x41x2_wdt_01.asm	WDT, Toggle P5.1, Interval Overflow ISR, DCO SMCLK
msp430x41x2_wdt_02.asm	WDT, Toggle P5.1, Interval Overflow ISR, 32kHz ACLK
msp430x41x2_wdt_04.asm	WDT+ Failsafe Clock, DCO SMCLK
msp430x41x2_wdt_06.asm	WDT+ Failsafe Clock, 32kHz ACLK
msp430x41x2_ta_01.asm	Timer_A, Toggle P5.1, CCR0 Cont. Mode ISR, DCO SMCLK
msp430x41x2_ta_02.asm	Timer_A, Toggle P5.1, CCR0 Up Mode ISR, DCO SMCLK
msp430x41x2_ta_03.asm	Timer_A, Toggle P5.1, Overflow ISR, DCO SMCLK
msp430x41x2_ta_04.asm	Timer_A, Toggle P5.1, Overflow ISR, 32kHz ACLK
msp430x41x2_ta_05.asm	Timer_A, Toggle P5.1, CCR0 Up Mode ISR, 32kHz ACLK
msp430x41x2_ta_16.asm	Timer_A, Timer_A, PWM TA1-2 Up Mode, DCO SMCLK
msp430x41x2_ta_17.asm	Timer_A, PWM TA1-2, Up Mode, 32kHz ACLK
msp430x41x2_svs_01.asm	SVS, POR @ 2.5V Vcc
msp430x41x2_svs_03.asm	SVS, Toggle port 5.1 on Vcc < 2.8V
msp430x41x2_compA_01.asm	Comparator A, Poll input CA0, result in P5.1
msp430x41x2_compA_02.asm	Comparator A, Poll input CA0, CA exchange, result in P5.1
msp430x41x2_compA_04.asm	Comparator A, Poll input CA0, result in P5.1
msp430x41x2_compA_05.asm	Comparator A, Poll input CA0, interrupt triggered
msp430x41x2_adc10_01.asm	ADC10, Sample A0, AVcc Ref, Set P1.0 if A0 > 0.5*AVcc
msp430x41x2_adc10_02.asm	ADC10, Sample A0, 1.5V Ref, Set P1.0 if A0 > 0.2V
msp430x41x2_adc10_03.asm	ADC10, Sample A10 Temp, Set P1.0 if Temp ++ ~2C
msp430x41x2_adc10_04.asm	ADC10, Sample A0, Signed, Set P1.0 if A0 > 0.5*AVcc

msp430x41x2_adc10_05.asm	ADC10, Sample A11, Lo_Batt, Set P1.0 if AVcc < 2.3V
msp430x41x2_adc10_06.asm	ADC10, Output Internal Vref on P2.4 & ADCCLK on P1.0
msp430x41x2_adc10_07.asm	ADC10, DTC Sample A0 64x, AVcc, Repeat Single, DCO
msp430x41x2_adc10_08.asm	ADC10, DTC Sample A0 64x, 1.5V, Repeat Single, DCO
msp430x41x2_adc10_09.asm	ADC10, DTC Sample A10 64x, 1.5V, Repeat Single, DCO
msp430x41x2_adc10_10.asm	ADC10, DTC Sample A2-0, AVcc, Single Sequence, DCO
msp430x41x2_adc10_11.asm	ADC10, Sample A0, 1.5V, TA1 Trig, Set P1.0 if > 0.5V
msp430x41x2_adc10_12.asm	ADC10, Sample A7, 1.5V, TA1 Trig, Ultra-Low Pwr
msp430x41x2_adc10_13.asm	ADC10, DTC Sample A1 32x, AVcc, TA0 Trig, DCO
msp430x41x2_adc10_14.asm	ADC10, DTC Sample A1-0 32x, AVcc, Repeat Seq, DCO
msp430x41x2_adc10_15.asm	ADC10, DTC Sample A10 32x to Flash, Int Ref, DCO
msp430x41x2_adc10_16.asm	ADC10, DTC Sample A0 -> TA1, AVcc, DCO
msp430x41x2_adc10_21.asm	ADC10, Sample A10 Temp and Convert to oC and oF
msp430x41x2_uscia0_irda_01.asm	USCI_A0 IrDA External Loopback Test, 4MHz SMCLK
msp430x41x2_uscia0_spi_09.asm	USCI_A0, SPI 3-Wire Master Incremented Data
msp430x41x2_uscia0_spi_10.asm	USCI_A0, SPI 3-Wire Slave Data Echo
msp430x41x2_uscia0_uart_115k_lpm.asm	USCI_A0, 115200 UART Echo ISR, DCO SMCLK, LPM3
msp430x41x2_uscia0_uart_115k.asm	USCI_A0, 115200 UART Echo ISR, DCO SMCLK
msp430x41x2_uscia0_uart_9600.asm	USCI_A0, Ultra-Low Pwr UART 9600 Echo ISR, 32kHz ACLK
msp430x41x2_uscia0_uart_9600_02.asm	Ultra-Low Pwr UART 9600 String, 32kHz ACLK
msp430x41x2_uscia0_uart_2400.asm	USCI_A0, Ultra-Low Pwr UART 2400 Echo ISR, 32kHz ACLK
msp430x41x2_uscib0_i2c_04.asm	Master RX single bytes from MSP430 Slave
msp430x41x2_uscib0_i2c_05.asm	Slave TX single bytes to MSP430 Master
msp430x41x2_uscib0_i2c_06.asm	Master TX single bytes to MSP430 Slave
msp430x41x2_uscib0_i2c_07.asm	Slave RX single bytes from MSP430 Master
msp430x41x2_uscib0_i2c_08.asm	USCI_B0 I2C Master TX multiple bytes to MSP430 Slave
msp430x41x2_uscib0_i2c_09.asm	USCI_B0 I2C Slave RX multiple bytes from MSP430 Master
msp430x41x2_uscib0_i2c_10.asm	USCI_B0 I2C Master RX multiple bytes from MSP430 Slave
msp430x41x2_uscib0_i2c_11.asm	USCI_B0 I2C Slave TX multiple bytes to MSP430 Master
msp430x41x2_uscib0_spi_09.asm	USCI_B0, SPI 3-Wire Master Incremented Data
msp430x41x2_uscib0_spi_10.asm	USCI_B0, SPI 3-Wire Slave Data Echo
msp430x41x2_flashwrite_01.asm	Flash In-System Programming, Copy SegC to SegD

.s43 code examples – IAR

File name	Description
msp430x41x2_1.s43	Toggle P5.1 in software
msp430x41x2_1_vlo.s43	Software Toggle P5.1, MCLK = VLO/8
msp430x41x2_lpm3_vlo.s43	Basic Clock, LPM3 Using WDT ISR, VLO ACLK
msp430x41x2_clks.s43	FLL+, Output 32kHz XTAL + Internal DCO
msp430x41x2_fll_01.s43	FLL+, Runs Internal DCO at 2.5MHz
msp430x41x2_fll_02.s43	FLL+, Runs Internal DCO at 8MHz
msp430x41x2_LFxtal_nmi.s43	LFXT1 Oscillator Fault Detection
msp430x41x2_P1_01.s43	Software Poll P1.4, Set P5.1 if P1.4 = 1

msp430x41x2_P1_02.s43	Software Port Interrupt on P1.4 from LPM4
msp430x41x2_bt_01.s43	Basic Timer, Toggle P5.1 Inside ISR, DCO SMCLK
msp430x41x2_bt_02.s43	Basic Timer, Toggle P5.1 Inside ISR, 32kHz ACLK
msp430x41x2_wdt_01.s43	WDT, Toggle P5.1, Interval Overflow ISR, DCO SMCLK
msp430x41x2_wdt_02.s43	WDT, Toggle P5.1, Interval Overflow ISR, 32kHz ACLK
msp430x41x2_wdt_04.s43	WDT+ Failsafe Clock, DCO SMCLK
msp430x41x2_wdt_06.s43	WDT+ Failsafe Clock, 32kHz ACLK
msp430x41x2_ta_01.s43	Timer_A, Toggle P5.1, CCR0 Cont. Mode ISR, DCO SMCLK
msp430x41x2_ta_02.s43	Timer_A, Toggle P5.1, CCR0 Up Mode ISR, DCO SMCLK
msp430x41x2_ta_03.s43	Timer_A, Toggle P5.1, Overflow ISR, DCO SMCLK
msp430x41x2_ta_04.s43	Timer_A, Toggle P5.1, Overflow ISR, 32kHz ACLK
msp430x41x2_ta_05.s43	Timer_A, Toggle P5.1, CCR0 Up Mode ISR, 32kHz ACLK
msp430x41x2_ta_16.s43	Timer_A, Timer_A, PWM TA1-2 Up Mode, DCO SMCLK
msp430x41x2_ta_17.s43	Timer_A, PWM TA1-2, Up Mode, 32kHz ACLK
msp430x41x2_svs_01.s43	SVS, POR @ 2.5V Vcc
msp430x41x2_svs_03.s43	SVS, Toggle port 5.1 on Vcc < 2.8V
msp430x41x2_compA_01.s43	Comparator A, Poll input CA0, result in P5.1
msp430x41x2_compA_02.s43	Comparator A, Poll input CA0, CA exchange, result in P5.1
msp430x41x2_compA_04.s43	Comparator A, Poll input CA0, result in P5.1
msp430x41x2_compA_05.s43	Comparator A, Poll input CA0, interrupt triggered
msp430x41x2_adc10_01.s43	ADC10, Sample A0, AVcc Ref, Set P1.0 if A0 > 0.5*AVcc
msp430x41x2_adc10_02.s43	ADC10, Sample A0, 1.5V Ref, Set P1.0 if A0 > 0.2V
msp430x41x2_adc10_03.s43	ADC10, Sample A10 Temp, Set P1.0 if Temp ++ ~2C
msp430x41x2_adc10_04.s43	ADC10, Sample A0, Signed, Set P1.0 if A0 > 0.5*AVcc
msp430x41x2_adc10_05.s43	ADC10, Sample A11, Lo_Batt, Set P1.0 if AVcc < 2.3V
msp430x41x2_adc10_06.s43	ADC10, Output Internal Vref on P2.4 & ADCCLK on P1.0
msp430x41x2_adc10_07.s43	ADC10, DTC Sample A0 64x, AVcc, Repeat Single, DCO
msp430x41x2_adc10_08.s43	ADC10, DTC Sample A0 64x, 1.5V, Repeat Single, DCO
msp430x41x2_adc10_09.s43	ADC10, DTC Sample A10 64x, 1.5V, Repeat Single, DCO
msp430x41x2_adc10_10.s43	ADC10, DTC Sample A2-0, AVcc, Single Sequence, DCO
msp430x41x2_adc10_11.s43	ADC10, Sample A0, 1.5V, TA1 Trig, Set P1.0 if > 0.5V
msp430x41x2_adc10_12.s43	ADC10, Sample A7, 1.5V, TA1 Trig, Ultra-Low Pwr
msp430x41x2_adc10_13.s43	ADC10, DTC Sample A1 32x, AVcc, TA0 Trig, DCO
msp430x41x2_adc10_14.s43	ADC10, DTC Sample A1-0 32x, AVcc, Repeat Seq, DCO
msp430x41x2_adc10_15.s43	ADC10, DTC Sample A10 32x to Flash, Int Ref, DCO
msp430x41x2_adc10_16.s43	ADC10, DTC Sample A0 -> TA1, AVcc, DCO
msp430x41x2_adc10_21.s43	ADC10, Sample A10 Temp and Convert to oC and oF
msp430x41x2_uscia0_irda_01.s43	USCI_A0 IrDA External Loopback Test, 4MHz SMCLK
msp430x41x2_uscia0_spi_09.s43	USCI_A0, SPI 3-Wire Master Incremented Data
msp430x41x2_uscia0_spi_10.s43	USCI_A0, SPI 3-Wire Slave Data Echo
msp430x41x2_uscia0_uart_115k_lpm.s43	USCI_A0, 115200 UART Echo ISR, DCO SMCLK, LPM3
msp430x41x2_uscia0_uart_115k.s43	USCI_A0, 115200 UART Echo ISR, DCO SMCLK
msp430x41x2_uscia0_uart_9600.s43	USCI_A0, Ultra-Low Pwr UART 9600 Echo ISR, 32kHz ACLK
msp430x41x2_uscia0_uart_9600_02.s43	Ultra-Low Pwr UART 9600 String, 32kHz ACLK
msp430x41x2_uscia0_uart_2400.s43	USCI_A0, Ultra-Low Pwr UART 2400 Echo ISR, 32kHz ACLK

msp430x41x2_uscib0_i2c_04.s43	Master RX single bytes from MSP430 Slave
msp430x41x2_uscib0_i2c_05.s43	Slave TX single bytes to MSP430 Master
msp430x41x2_uscib0_i2c_06.s43	Master TX single bytes to MSP430 Slave
msp430x41x2_uscib0_i2c_07.s43	Slave RX single bytes from MSP430 Master
msp430x41x2_uscib0_i2c_08.s43	USCI_B0 I2C Master TX multiple bytes to MSP430 Slave
msp430x41x2_uscib0_i2c_09.s43	USCI_B0 I2C Slave RX multiple bytes from MSP430 Master
msp430x41x2_uscib0_i2c_10.s43	USCI_B0 I2C Master RX multiple bytes from MSP430 Slave
msp430x41x2_uscib0_i2c_11.s43	USCI_B0 I2C Slave TX multiple bytes to MSP430 Master
msp430x41x2_uscib0_spi_09.s43	USCI_B0, SPI 3-Wire Master Incremented Data
msp430x41x2_uscib0_spi_10.s43	USCI_B0, SPI 3-Wire Slave Data Echo
msp430x41x2_flashwrite_01.s43	Flash In-System Programming, Copy SegC to SegD

C code examples – IAR & CCS

File name	Description
msp430x41x2_1.c	Toggle P5.1 in software
msp430x41x2_1_vlo.c	Software Toggle P5.1, MCLK = VLO/8
msp430x41x2_lpm3_vlo.c	Basic Clock, LPM3 Using WDT ISR, VLO ACLK
msp430x41x2_clks.c	FLL+, Output 32kHz XTAL + Internal DCO
msp430x41x2_fll_01.c	FLL+, Runs Internal DCO at 2.5MHz
msp430x41x2_fll_02.c	FLL+, Runs Internal DCO at 8MHz
msp430x41x2_LFxtal_nmi.c	LFXT1 Oscillator Fault Detection
msp430x41x2_P1_01.c	Software Poll P1.4, Set P5.1 if P1.4 = 1
msp430x41x2_P1_02.c	Software Port Interrupt on P1.4 from LPM4
msp430x41x2_bt_01.c	Basic Timer, Toggle P5.1 Inside ISR, DCO SMCLK
msp430x41x2_bt_02.c	Basic Timer, Toggle P5.1 Inside ISR, 32kHz ACLK
msp430x41x2_wdt_01.c	WDT, Toggle P5.1, Interval Overflow ISR, DCO SMCLK
msp430x41x2_wdt_02.c	WDT, Toggle P5.1, Interval Overflow ISR, 32kHz ACLK
msp430x41x2_wdt_04.c	WDT+ Failsafe Clock, DCO SMCLK
msp430x41x2_wdt_06.c	WDT+ Failsafe Clock, 32kHz ACLK
msp430x41x2_ta_01.c	Timer_A, Toggle P5.1, CCR0 Cont. Mode ISR, DCO SMCLK
msp430x41x2_ta_02.c	Timer_A, Toggle P5.1, CCR0 Up Mode ISR, DCO SMCLK
msp430x41x2_ta_03.c	Timer_A, Toggle P5.1, Overflow ISR, DCO SMCLK
msp430x41x2_ta_04.c	Timer_A, Toggle P5.1, Overflow ISR, 32kHz ACLK
msp430x41x2_ta_05.c	Timer_A, Toggle P5.1, CCR0 Up Mode ISR, 32kHz ACLK
msp430x41x2_ta_16.c	Timer_A, Timer_A, PWM TA1-2 Up Mode, DCO SMCLK
msp430x41x2_ta_17.c	Timer_A, PWM TA1-2, Up Mode, 32kHz ACLK
msp430x41x2_svs_01.c	SVS, POR @ 2.5V Vcc
msp430x41x2_svs_03.c	SVS, Toggle port 5.1 on Vcc < 2.8V
msp430x41x2_compA_01.c	Comparator A, Poll input CA0, result in P5.1
msp430x41x2_compA_02.c	Comparator A, Poll input CA0, CA exchange, result in P5.1
msp430x41x2_compA_04.c	Comparator A, Poll input CA0, result in P5.1
msp430x41x2_compA_05.c	Comparator A, Poll input CA0, interrupt triggered
msp430x41x2_adc10_01.c	ADC10, Sample A0, AVcc Ref, Set P1.0 if A0 > 0.5*AVcc

msp430x41x2_adc10_02.c	ADC10, Sample A0, 1.5V Ref, Set P1.0 if A0 > 0.2V
msp430x41x2_adc10_03.c	ADC10, Sample A10 Temp, Set P1.0 if Temp ++ ~2C
msp430x41x2_adc10_04.c	ADC10, Sample A0, Signed, Set P1.0 if A0 > 0.5*AVcc
msp430x41x2_adc10_05.c	ADC10, Sample A11, Lo_Batt, Set P1.0 if AVcc < 2.3V
msp430x41x2_adc10_06.c	ADC10, Output Internal Vref on P2.4 & ADCCLK on P1.0
msp430x41x2_adc10_07.c	ADC10, DTC Sample A0 64x, AVcc, Repeat Single, DCO
msp430x41x2_adc10_08.c	ADC10, DTC Sample A0 64x, 1.5V, Repeat Single, DCO
msp430x41x2_adc10_09.c	ADC10, DTC Sample A10 64x, 1.5V, Repeat Single, DCO
msp430x41x2_adc10_10.c	ADC10, DTC Sample A2-0, AVcc, Single Sequence, DCO
msp430x41x2_adc10_11.c	ADC10, Sample A0, 1.5V, TA1 Trig, Set P1.0 if > 0.5V
msp430x41x2_adc10_12.c	ADC10, Sample A7, 1.5V, TA1 Trig, Ultra-Low Pwr
msp430x41x2_adc10_13.c	ADC10, DTC Sample A1 32x, AVcc, TA0 Trig, DCO
msp430x41x2_adc10_14.c	ADC10, DTC Sample A1-0 32x, AVcc, Repeat Seq, DCO
msp430x41x2_adc10_15.c	ADC10, DTC Sample A10 32x to Flash, Int Ref, DCO
msp430x41x2_adc10_16.c	ADC10, DTC Sample A0 -> TA1, AVcc, DCO
msp430x41x2_adc10_21.c	ADC10, Sample A10 Temp and Convert to oC and oF
msp430x41x2_uscia0_irda_01.c	USCI_A0 IrDA External Loopback Test, 4MHz SMCLK
msp430x41x2_uscia0_spi_09.c	USCI_A0, SPI 3-Wire Master Incremented Data
msp430x41x2_uscia0_spi_10.c	USCI_A0, SPI 3-Wire Slave Data Echo
msp430x41x2_uscia0_uart_115k_lpm.c	USCI_A0, 115200 UART Echo ISR, DCO SMCLK, LPM3
msp430x41x2_uscia0_uart_115k.c	USCI_A0, 115200 UART Echo ISR, DCO SMCLK
msp430x41x2_uscia0_uart_9600.c	USCI_A0, Ultra-Low Pwr UART 9600 Echo ISR, 32kHz ACLK
msp430x41x2_uscia0_uart_9600_02.c	Ultra-Low Pwr UART 9600 String, 32kHz ACLK
msp430x41x2_uscia0_uart_2400.c	USCI_A0, Ultra-Low Pwr UART 2400 Echo ISR, 32kHz ACLK
msp430x41x2_uscib0_i2c_04.c	Master RX single bytes from MSP430 Slave
msp430x41x2_uscib0_i2c_05.c	Slave TX single bytes to MSP430 Master
msp430x41x2_uscib0_i2c_06.c	Master TX single bytes to MSP430 Slave
msp430x41x2_uscib0_i2c_07.c	Slave RX single bytes from MSP430 Master
msp430x41x2_uscib0_i2c_08.c	USCI_B0 I2C Master TX multiple bytes to MSP430 Slave
msp430x41x2_uscib0_i2c_09.c	USCI_B0 I2C Slave RX multiple bytes from MSP430 Master
msp430x41x2_uscib0_i2c_10.c	USCI_B0 I2C Master RX multiple bytes from MSP430 Slave
msp430x41x2_uscib0_i2c_11.c	USCI_B0 I2C Slave TX multiple bytes to MSP430 Master
msp430x41x2_uscib0_spi_09.c	USCI_B0, SPI 3-Wire Master Incremented Data
msp430x41x2_uscib0_spi_10.c	USCI_B0, SPI 3-Wire Slave Data Echo
msp430x41x2_flashwrite_01.c	Flash In-System Programming, Copy SegC to SegD

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2009, Texas Instruments Incorporated