Contents of MSP430F241x, MSP430F261x Code Examples (slac151.zip) - asm (CCS), .s43 (IAR), and .c (CCS & IAR)

Link to zip file: http://www.ti.com/lit/zip/slac0151

Applicable Devices: MSP430F2416, MSP430F2417, MSP430F2418, MSP430F2419, MSP430F2616, MSP430F2617, MSP430F2618,

MSP430F2619

Consult readme.txt included in the zip file for disclaimer and coding style guidelines

Contents:

- Assembly Code Examples (.asm, CCS compatible)
- Assembly Code Examples (.s43. IAR compatible)
- <u>C Code Examples (.c, IAR & CCS compatible)</u>

.asm code examples – CCS	
File name	Description
msp430x261x_1.asm	Software Toggle P1.0
msp430x261x_1_vlo.asm	Software Toggle P1.0, MCLK = VLO/8
msp430x261x_adc12_01.asm	ADC12, Sample A0, Set P1.0 if A0 > 0.5*AVcc
msp430x261x_adc12_02.asm	ADC12, Using the Internal Reference
msp430x261x_adc12_03.asm	ADC12, Sample A10 Temp, Set P1.0 if Temp ++ ~2C
msp430x261x_adc12_04.asm	ADC12, Extend Sampling Period with SHT Bits
msp430x261x_adc12_05.asm	ADC12, Using an External Reference
msp430x261x_adc12_06.asm	ADC12, Repeated Sequence of Conversions
msp430x261x_adc12_07.asm	ADC12, Repeated Single Channel Conversions
msp430x261x_adc12_08.asm	ADC12, Using 10 External Channels for Conversion
msp430x261x_adc12_09.asm	ADC12, Sequence of Conversions (non-repeated)
msp430x261x_adc12_10.asm	ADC12, Sample A10 Temp and Convert to oC and oF
msp430x261x_clks.asm	Basic Clock, Output Buffered SMCLK, ACLK, and MCLK
msp430x261x_compA_01.asm	Comparator A, Poll input CAO, result in P1.0
msp430x261x_compA_02.asm	Comparator A, Poll input CAO, CA exchange, result in P1.0
msp430x261x_compA_04.asm	Comparator A, Poll input CAO, result in P1.0
msp430x261x_compA_05.asm	Comparator A, Input to CAO, Interrupt triggered
msp430x261x_dac12_01.asm	DAC12_0, Output 1.0V on DAC0
msp430x261x_dac12_02.asm	DAC12_0, Output 2.0V on DAC1
msp430x261x_dac12_03.asm	DAC12_0, Output Voltage Ramp on DAC0
msp430x261x_dc0_flashcal.asm	DCO Calibration Constants Programmer
msp430x261x_dma_01_IAR.asm	from RAM, Software Trigger
msp430x261x_dma_02_IAR.asm	DMA0, Repeated single transfer to P1OUT, TACCR2 Trigger
msp430x261x_dma_03_IAR.asm	DMA0, Repeated single transferUCA1UART 9600, TACCR2, ACLK
msp430x261x_dma_04_IAR.asm	DMA0, single transfer Mode UART1 9600, ACLK
msp430x261x_dma_05_IAR.asm	DMA0, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO
msp430x261x_dma_06_IAR.asm	DMA2, Rpt'd single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO
msp430x261x_dma_07_IAR.asm	DMA0/1, Rpt'd single transfer to DAC12_0/1, Sin/Cos, TACCR1, XT2
msp430x261x_dma_09_IAR.asm	DMA0, ADC12 A10 single blocktransfer Xfer to RAM, TBCCR1, DCO
msp430x261x_dma_10_IAR.asm	DMA0, ADC12 A10 rpt single transfer Xfer to Flash, TBCCR1, DCO
msp430x261x_dma_11_IAR.asm	DMA0/1, ADC12 A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCO

msp430x261x_dma_12_IAR.asm	DMA0/1, Block Mode UART1 9600 Auto RX/TX String, ACLK
msp430x261x_flashwrite_01.asm	Flash In-System Programming, Copy SegC to SegD
msp430x261x_flashwrite_03.asm	Flash In-System Programming w/ EEI, Copy SegC to SegD
msp430x261x_flashwrite_04.asm	Flash In-System Programming w/ EEI, Copy SegD to B&C
msp430x261x_fll_01.asm	Basic Clock, Implement Auto RSEL SW FLL
msp430x261x_fll_02.asm	Basic Clock, Implement Cont. SW FLL with Auto RSEL
msp430x261x_hfxt2.asm	Basic Clock, MCLK Configured to Operate from XT2 HF XTAL
msp430x261x_hfxt2_nmi.asm	Basic Clock, MCLK Sourced from HF XTAL XT2, NMI
msp430x261x_lpm3.asm	Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK
msp430x261x_lpm3_vlo.asm	Basic Clock, LPM3 Using WDT ISR, VLO ACLK
msp430x261x_MPY_01.asm	16x16 Unsigned Multiply
msp430x261x_MPY_02.asm	8x8 Unsigned Multiply
msp430x261x_MPY_03.asm	16x16 Signed Multiply
msp430x261x_MPY_04.asm	8x8 Signed Multiply
msp430x261x_MPY_05.asm	16x16 Unsigned Multiply Accumulate
msp430x261x_MPY_06.asm	8x8 Unsigned Multiply Accumulate
msp430x261x_MPY_07.asm	16x16 Signed Multiply Accumulate
msp430x261x_MPY_08.asm	8x8 Signed Multiply Accumulate
msp430x261x_nmi.asm	Configure RST/NMI as NMI
msp430x261x_OF_XT2.asm	XT2 Oscillator Fault Detection
msp430x261x_P1_01.asm	Software Poll P1.3, Set P1.0 if P1.3 = 1
msp430x261x_P1_02.asm	Software Port Interrupt Service on P1.3 from LPM4
msp430x261x_P1_05.asm	Write a byte to Port 1
msp430x261x_P7_05.asm	Write a byte to Port 7
msp430x261x_P8_08.asm	Write a byte to Port 8
msp430x261x_PA_05.asm	Write a word to Port A
msp430x261x_rosc.asm	DCOCLK Biased with External Resistor Rosc
msp430x261x_svs_01.asm	SVS, POR @ 2.5V Vcc
msp430x261x_ta_01.asm	Timer_A, Toggle P1.0, CCR0 Cont. Mode ISR, DCO SMCLK
msp430x261x_ta_02.asm	Timer_A, Toggle P1.0, CCR0 Up Mode ISR, DCO SMCLK
msp430x261x_ta_03.asm	Timer_A, Toggle P1.0, Overflow ISR, DCO SMCLK
msp430x261x_ta_04.asm	Timer_A, Toggle P1.0, Overflow ISR, 32kHz ACLK
msp430x261x_ta_05.asm	Timer_A, Toggle P1.0, CCR0 Up Mode ISR, 32kHz ACLK
msp430x261x_ta_08.asm	Timer_A, Toggle P1.0,P1.2 & P2.0 Cont. Mode ISR, 32kHz ACLK
msp430x261x_ta_11.asm	Timer_A, Toggle P1.1/TA0, Up Mode, 32kHz ACLK
msp430x261x_ta_13.asm	Timer_A, Toggle P1.1/TA0, Up/Down Mode, DCO SMCLK
msp430x261x_ta_14.asm	Timer_A, Toggle P1.1/TA0, Up/Down Mode, 32kHz ACLK
msp430x261x_ta_16.asm	Timer_A, PWM TA1-2 Up Mode, DCO SMCLK
msp430x261x_ta_17.asm	Timer_A, PWM TA1-2, Up Mode, 32kHz ACLK
msp430x261x_ta_19.asm	Timer_A, PWM TA1-2, Up/Down Mode, DCO SMCLK
msp430x261x_ta_20.asm	Timer_A, PWM TA1-2, Up/Down Mode, DCO SMCLK
msp430x261x_tb_01.asm	Timer_B, Toggle P1.0, CCR0 Cont. Mode ISR, DCO SMCLK
msp430x261x_tb_02.asm	Timer_B, Toggle P1.0, CCR0 Up Mode ISR, DCO SMCLK
msp430x261x_tb_03.asm	Timer_B, Toggle P1.0, Overflow ISR, DCO SMCLK

Timer_B, Toggle P1.0, CCR0 Up Mode ISR, 32kHz ACLK
Timer_B, PWM TB1-6, Up Mode, 32kHz ACLK
USCI_A0 IrDA External Loopback Test, 8MHz SMCLK
USCI_A0, SPI 3-Wire Master Incremented Data
USCI_A0, SPI 3-Wire Slave Data Echo
USCI_A0, 115200 UART Echo ISR, DCO SMCLK
USCI_A0, UltraLow Pwr UART 9600 Echo ISR, 32kHz ACLK
USCI_A0, 9600 UART, SMCLK, LPM0, Echo with over-sampling
USCI_A1, Ultra-Low Pwr UART 2400 Echo ISR, 32kHz ACLK
USCI_B0 I2C Master RX single bytes from MSP430 Slave
USCI_B0 I2C Slave TX single bytes to MSP430 Master
USCI_B0 I2C Master TX single bytes to MSP430 Slave
USCI_B0 I2C Slave RX single bytes from MSP430 Master
USCI_B0 I2C Master TX multiple bytes to MSP430 Slave
USCI_B0 I2C Slave RX multiple bytes from MSP430 Master
USCI_B0 I2C Master RX multiple bytes from MSP430 Slave
USCI_B0 I2C Slave TX multiple bytes to MSP430 Master
USCI_B0, SPI 3-Wire Master Incremented Data
USCI_B0, SPI 3-Wire Slave Data Echo
Basic Clock, VLO-Driven Timer with VLO Compensation
WDT, Toggle P1.0, Interval Overflow ISR, DCO SMCLK
WDT, Toggle P1.0, Interval Overflow ISR, 32kHz ACLK
WDT+ Failsafe Clock, WDT mode, DCO SMCLK
Reset on Invalid Address fetch, Toggle P1.0
WDT+ Failsafe Clock, 32kHz ACLK

.s43 code examples – IAR	
File name	Description
msp430x261x_1.s43	Software Toggle P1.0
msp430x261x_1_vlo.s43	Software Toggle P1.0, MCLK = VLO/8
msp430x261x_adc12_01.s43	ADC12, Sample A0, Set P1.0 if A0 > 0.5*AVcc
msp430x261x_adc12_02.s43	ADC12, Using the Internal Reference
msp430x261x_adc12_03.s43	ADC12, Sample A10 Temp, Set P1.0 if Temp ++ ~2C
msp430x261x_adc12_04.s43	ADC12, Extend Sampling Period with SHT Bits
msp430x261x_adc12_05.s43	ADC12, Using an External Reference
msp430x261x_adc12_06.s43	ADC12, Repeated Sequence of Conversions
msp430x261x_adc12_07.s43	ADC12, Repeated Single Channel Conversions
msp430x261x_adc12_08.s43	ADC12, Using 10 External Channels for Conversion
msp430x261x_adc12_09.s43	ADC12, Sequence of Conversions (non-repeated)
msp430x261x_adc12_10.s43	ADC12, Sample A10 Temp and Convert to oC and oF
msp430x261x_clks.s43	Basic Clock, Output Buffered SMCLK, ACLK, and MCLK
msp430x261x_compA_01.s43	Comparator A, Poll input CAO, result in P1.0
msp430x261x_compA_02.s43	Comparator A, Poll input CAO, CA exchange, result in P1.0
msp430x261x_compA_04.s43	Comparator A, Poll input CAO, result in P1.0

msp430x261x_dac12_01.s43 DAC12_0, Output 1.0V on DAC0 msp430x261x_dac12_02.s43 DAC12_0, Output 1.0V on DAC0 msp430x261x_dac12_02.s43 DAC12_0, Output Voltage Ramp on DAC0 msp430x261x_dac12_02.s43 DAC12_0, Output Voltage Ramp on DAC0 msp430x261x_dac12_03.s43 DAC12_0, Output Voltage Ramp on DAC0 msp430x261x_dma_01_LRR.s43 DMA0, Repeated Burst to-from RAM, Software Trigger msp430x261x_dma_02_LRR.s43 DMA0, Repeated single transfer to P10UT, TACCR2 Trigger msp430x261x_dma_03_LRR.s43 DMA0, Repeated single transfer to P10UT, TACCR2 Trigger msp430x261x_dma_04_LRR.s43 DMA0, Repeated single transfer to P10UT, TACCR2, ACLK msp430x261x_dma_04_LRR.s43 DMA0, Repeated single transfer to DAC0, Sinc Output, TACCR1, DC0 msp430x261x_dma_05_LRR.s43 DMA0, Repeated single transfer to DAC0, Sinc Output, TACCR1, DC0 msp430x261x_dma_06_LRR.s43 DMA0, Repeated single transfer to DAC1, Sinc Output, TACCR1, DC0 msp430x261x_dma_07_LRR.s43 DMA0, Repeated single transfer to DAC1, Sinc Output, TACCR1, DC0 msp430x261x_dma_07_LRR.s43 DMA0, ADC12 A10 single blocktransfer Xfer to RAM, TBCCR1, DC0 msp430x261x_dma_07_LRR.s43 DMA0, ADC12 A10 single blocktransfer Xfer to RAM, TBCCR1, DC0 msp430x261x_dma_11_LRR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to MPV/RAM, TBCCR1, DC0 msp430x261x_dma_11_LRR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to MPV/RAM, TBCCR1, DC0 msp430x261x_dma_11_LRR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to MPV/RAM, TBCCR1, DC0 msp430x261x_dma_11_LRR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to MPV/RAM, TBCCR1, DC0 msp430x261x_dma_11_LRR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to MPV/RAM, TBCCR1, DC0 msp430x261x_dma_11_LRR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to MPV/RAM, TBCCR1, DC0 msp430x261x_dma_11_LRR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to MPV/RAM, TBCCR1, DC0 msp430x261x_dma_11_LRR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to MPV/RAM, TBCCR1, DC0 msp430x261x_dma_11_LRR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to MPV/RAM, TBCCR1, DC0 msp430x261x_flashwrite_01.s43 Flash		
msp430x261x_dac12_02.s43 DAC12_0, Output 2.0V on DAC1 msp430x261x_dac12_03.s43 DAC12_0, Output Voltage Ramp on DAC0 msp430x261x_dma_01_laR.s43 DCO Calibration Constants Programmer msp430x261x_dma_02_laR.s43 DMAO, Repeated Burst to-from RAM, Software Trigger msp430x261x_dma_02_laR.s43 DMAO, Repeated single transfer to P10UT, TACCR2 Trigger msp430x261x_dma_03_laR.s43 DMAO, Repeated single transfer to P10UT, TACCR2, ACLK msp430x261x_dma_05_laR.s43 DMAO, Repeated single transfer to DAC0, ACLK msp430x261x_dma_05_laR.s43 DMAO, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_05_laR.s43 DMAO, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_05_laR.s43 DMAO, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_06_laR.s43 DMAO, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_09_laR.s43 DMAO, Repeated single transfer to DAC1, Sin(Xoc, TACCR1, DCO msp430x261x_dma_09_laR.s43 DMAO, ADC12 A10 single blocktransfer Xfer to RAM, TBCCR1, DCO msp430x261x_dma_01_laR.s43 DMAO, ADC12 A10 spt single transfer to RAM, TBCCR1, DCO msp430x261x_dma_12_laR.s43 DMAO, ADC12 A10 spt single transfer Xfer to RAM, TBCCR1, DCO msp430x261x_flam_1	msp430x261x_compA_05.s43	Comparator A, Input to CAO, Interrupt triggered
msp430x261x_dcc0_flashcal.s43 DAC12_0, Output Voltage Ramp on DAC0 msp430x261x_dcc0_flashcal.s43 DCO Calibration Constants Programmer msp430x261x_dma_01_LAR.s43 DMA0, Repeated Burst to-from RAM, Software Trigger msp430x261x_dma_02_LAR.s43 DMA0, Repeated Single transfer to P1OUT, TACCR2 Trigger msp430x261x_dma_03_LAR.s43 DMA0, Repeated single transfer to P1OUT, TACCR2, ACLK msp430x261x_dma_04_LAR.s43 DMA0, Single transfer Mode UART1 9600, ACLK msp430x261x_dma_05_LAR.s43 DMA0, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_06_LAR.s43 DMA0, Repeated single transfer to DAC0, and DAC0, ACLK msp430x261x_dma_06_LAR.s43 DMA0, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_06_LAR.s43 DMA0, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_06_LAR.s43 DMA0, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_07_LAR.s43 DMA0, PdC12 A10 single bransfer to DAC1, 8-Bit Sine, TBCCR1, DCO msp430x261x_dma_07_LAR.s43 DMA0, ADC12 A10 rpt single transfer to MPV/RAM, TBCCR1, DCO msp430x261x_dma_11_LAR.s43 DMA0/1, Block Mode UART1 9600 Autor RX/TX String, ACLK msp430x261x_flashwrite_O1.s43 Flash in-System Programming Copy SegC to SegD	msp430x261x_dac12_01.s43	DAC12_0, Output 1.0V on DAC0
msp430x261x_dc0_flashcal.s43 DCO Calibration Constants Programmer msp430x261x_dma_01_lAk.s43 DMA0, Repeated Burst to-from RAM, Software Trigger msp430x261x_dma_02_lAR.s43 DMA0, Repeated single transfer to P10UT, TACCR2 Trigger msp430x261x_dma_04_lAk.s43 DMA0, Repeated single transfer to P10UT, TACCR2, ACLK msp430x261x_dma_05_lAk.s43 DMA0, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_05_lAk.s43 DMA0, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_06_lAk.s43 DMA0, Repeated single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO msp430x261x_dma_07_lAk.s43 DMA0, Repeated single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO msp430x261x_dma_07_lAk.s43 DMA0, ADC12 A10 single blocktransfer Xfer to RAM, TBCCR1, DCO msp430x261x_dma_09_lAk.s43 DMA0, ADC12 A10 single blocktransfer Xfer to RAM, TBCCR1, DCO msp430x261x_dma_11_lAk.s43 DMA0, ADC12 A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCO msp430x261x_dma_11_lAk.s43 DMA0, ADC12 A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCO msp430x261x_dma_11_lAk.s43 DMA0, ADC12 A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCO msp430x261x_dma_11_lAk.s43 DMA0, ADC12 A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCO msp430x261x_dma_11_lAk.s43 DMA0, ADC12 A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCO msp430x261x_dma_11_lAk.s43 DMA0, ADC12 A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCO msp430x261x_dma_11_lAk.s43 Basic Clock, Mplement Auto RSL SW FLL msp430x261x_fll_dashwrite_01.s43 Basic Clock, Implement Auto RSL SW FLL msp430x261x_fll_dashwrite_04.s43 Basic Clock, Implement Auto RSL SW FLL msp430x261x_fll_dashwrite_04.s43 Basic Clock, MCLK Configured to Operate from XT2 HF XTAL msp430x261x_fll_ma_you.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_MPY_03.s43 Software Port Interrupt	msp430x261x_dac12_02.s43	DAC12_0, Output 2.0V on DAC1
msp430x261x_dma_01_lAR.s43 DMA0, Repeated Burst to-from RAM, Software Trigger msp430x261x_dma_02_lAR.s43 DMA0, Repeated single transfer to P10UT, TACCR2 Trigger msp430x261x_dma_03_lAR.s43 DMA0, Repeated single transfer UCA1UART 9600, TACCR2, ACLK msp430x261x_dma_05_lAR.s43 DMA0, Single transfer Mode UART1 9600, ACLK msp430x261x_dma_05_lAR.s43 DMA0, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_05_lAR.s43 DMA0, Repeated single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO msp430x261x_dma_05_lAR.s43 DMA0, Repeated single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO msp430x261x_dma_05_lAR.s43 DMA0, Repeated single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO msp430x261x_dma_01_lAR.s43 DMA0, ADC12 A10 single blocktransfer Xfer to RAM, TBCCR1, DCO msp430x261x_dma_10_lAR.s43 DMA0, ADC12 A10 rpt single transfer Xfer to RAM, TBCCR1, DCO msp430x261x_dma_11_lAR.s43 DMA0, ADC12 A10 rpt single transfer Xfer to Hash, TBCCR1, DCO msp430x261x_dma_11_lAR.s43 DMA0, ADC12 A10 rpt single transfer Xfer to MPV/RAM, TBCCR1, DCO msp430x261x_flashwrite_01.s43 Flash In-System Programming, Copy SegC to SegD msp430x261x_flashwrite_04.s43 Flash In-System Programming w/ EEI, Copy SegC to SegD msp430x261x_flig_01.s43 Basic Clock, Implement Auto RSEL SW FLL msp430x261x_flig_01.s43 Basic Clock, Implement Cont. SW FLL with Auto RSEL msp430x261x_flig_01.s43 Basic Clock, MCLK Configured to Operate from XT2 HF XTAL msp430x261x_pm3_s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_pm3_s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_MPY_01.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_MPY_03.s43 RSS Unsigned Multiply msp430x261x_MPY_03.s43 RSS Unsigned Multiply msp430x261x_MPY_03.s43 RSS Unsigned Multiply Accumulate msp430x261x_MPY_03.s43 SSS Unsigned Multiply Accumulate msp430x261x_MPY_03.s43 SSS Unsigned Multiply Accumulate msp430x261x_MPY_03.s43 Software Porl Interrupt Service on P1.3 from LPM4 msp430x261x_P1_03.s43 Write a byte to Port 1 msp430x261x_P1_05.s43 Write a byte to Port 1	msp430x261x_dac12_03.s43	DAC12_0, Output Voltage Ramp on DAC0
msp430x261x_dma_02_lAR.s43 DMA0, Repeated single transfer to P10UT, TACCR2 Trigger msp430x261x_dma_03_lAR.s43 DMA0, Repeated single transfer MCATUART 9600, TACCR2, ACLK msp430x261x_dma_04_lAR.s43 DMA0, single transfer Mode UART1 9600, ACLK msp430x261x_dma_06_lAR.s43 DMA0, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_06_lAR.s43 DMA0, Repeated single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO msp430x261x_dma_07_lAR.s43 DMA0/1, Rpt'd single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO msp430x261x_dma_09_lAR.s43 DMA0/1, Rpt'd single transfer to DAC1, 9. Sin/Cos, TACCR1, XT2 msp430x261x_dma_01_lAR.s43 DMA0/1, Rpt'd single transfer to DAC1, 9. Sin/Cos, TACCR1, XT2 msp430x261x_dma_01_lAR.s43 DMA0/1, Rpt'd single transfer to DAC1, 9. Sin/Cos, TACCR1, XT2 msp430x261x_dma_01_lAR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to RAM, TBCCR1, DCO msp430x261x_dma_11_lAR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to MPV/RAM, TBCCR1, DCO msp430x261x_dma_11_lAR.s43 DMA0/1, Block Mode UART1 9600 Auto RX/TX String, ACLK msp430x261x_flashwrite_03.s43 Flash In-System Programming, Copy SegC to SegD msp430x261x_flashwrite_03.s43 Flash In-System Programming w/ EEI, Copy SegC to SegD msp430x261x_flashwrite_03.s43 Basic Clock, Implement Au	msp430x261x_dc0_flashcal.s43	DCO Calibration Constants Programmer
msp430x261x_dma_03_IAR.s43 DMA0, Repeated single transferUCA1UART 9600, TACCR2, ACLK msp430x261x_dma_04_IAR.s43 DMA0, single transfer Mode UART1 9600, ACLK msp430x261x_dma_06_IAR.s43 DMA0, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_06_IAR.s43 DMA0, Repeated single transfer to DAC1_0/1, Sine Output, TACCR1, DCO msp430x261x_dma_07_IAR.s43 DMA0, Repeated single transfer to DAC1_0/1, Sine Output, TACCR1, DCO msp430x261x_dma_07_IAR.s43 DMA0/1, Rpt'd single transfer to DAC1_0/1, Sin/Cos, TACCR1, XT2 msp430x261x_dma_11_0_IAR.s43 DMA0, ADC12 A10 single blocktransfer Xfer to RAM, TBCCR1, DCO msp430x261x_dma_11_IAR.s43 DMA0/1, ADC12_A10 rpt single transfer Xfer to RAM, TBCCR1, DCO msp430x261x_dma_11_IAR.s43 DMA0/1, Block Mode UART1 9600 Auto RX/TX String, ACLK msp430x261x_flashwrite_01.s43 Flash in-System Programming, Copy SegC to SegD msp430x261x_flashwrite_01.s43 Flash in-System Programming w/ EEI, Copy SegC to SegD msp430x261x_flashwrite_04.s43 Flash in-System Programming w/ EEI, Copy SegC to SegD msp430x261x_flashwrite_04.s43 Basic Clock, Implement Auto RSEL SW FLL msp430x261x_flath_101.s43 Basic Clock, Implement Cont. SW FLL with Auto RSEL msp430x261x_flath_102.s43 Basic Clock, MCLK Configured to Operate from XT2 HF XTAL msp430x261x_flm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_flm9_0.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_MPY_01.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 I6x16 Unsigned Multiply msp430x261x_MPY_05.s43 RSB Unsigned Multiply msp430x261x_MPY_05.s43 RSB Unsigned Multiply msp430x261x_MPY_05.s43 RSB Unsigned Multiply Accumulate msp430x261x_MPY_05.s43 Sx8 Unsigned Multiply Accumulate msp430x261x_MPY_05.s43 Sx8 Unsigned Multiply Accumulate msp430x261x_MPY_05.s43 Sx8 Unsigned Multiply Accumulate msp430x261x_MPY_05.s43 Software Port Interrupt Service on P1.3 from LPM4 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P1_05.s43 Write a byte to Port 1	msp430x261x_dma_01_IAR.s43	DMA0, Repeated Burst to-from RAM, Software Trigger
msp430x261x_dma_04_IAR.s43 DMA0, single transfer Mode UART1 9600, ACLK msp430x261x_dma_05_IAR.s43 DMA0, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_06_IAR.s43 DMA0/R. Rpt'd single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO msp430x261x_dma_06_IAR.s43 DMA0/I. Rpt'd single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO msp430x261x_dma_10_IAR.s43 DMA0/I. Rpt'd single transfer to DAC12_0/I. Sin/Cos. TACCR1, XT2 msp430x261x_dma_11_IAR.s43 DMA0, ADC12_A10 rpt single transfer Xfer to RAM, TBCCR1, DCO msp430x261x_dma_11_IAR.s43 DMA0/I. Block Mode UART1 9600 Auto RX/TX String, ACLK msp430x261x_flashwrite_01.s43 Flash In-System Programming, Copy SegC to SegD msp430x261x_flashwrite_03.s43 Flash In-System Programming w/ EEI, Copy SegC to SegD msp430x261x_flashwrite_03.s43 Basic Clock, Implement Auto RSEL SW FLL msp430x261x_flic_01.s43 Basic Clock, Implement Auto RSEL SW FLL msp430x261x_flic_01.s43 Basic Clock, MCLK Configured to Operate from XT2 HF XTAL msp430x261x_flix_lpm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_MPY_01.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_05.s43 8x	msp430x261x_dma_02_IAR.s43	DMA0, Repeated single transfer to P1OUT, TACCR2 Trigger
msp430x261x_dma_05_IAR.s43 DMAQ, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO msp430x261x_dma_06_IAR.s43 DMAQ, Rpt'd single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO msp430x261x_dma_09_IAR.s43 DMAQ, ADC12 A10 single blocktransfer rfer to RAM, TBCCR1, DCO msp430x261x_dma_09_IAR.s43 DMAQ, ADC12 A10 single blocktransfer rfer to RAM, TBCCR1, DCO msp430x261x_dma_10_IAR.s43 DMAQ, ADC12 A10 rpt single transfer Xfer to Flash, TBCCR1, DCO msp430x261x_dma_11_IAR.s43 DMAQ/1, ADC12 A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCO msp430x261x_dma_12_IAR.s43 DMAQ/1, Block Mode UART1 9500 Auto RX/TX String, ACLK msp430x261x_flashwrite_01.s43 Flash In-System Programming, Copy SegC to SegD msp430x261x_flashwrite_03.s43 Flash In-System Programming w/ EEI, Copy SegC to SegD msp430x261x_flashwrite_04.s43 Flash In-System Programming w/ EEI, Copy SegC to SegD msp430x261x_flashwrite_04.s43 Basic Clock, Implement Auto RSEL SW FLL msp430x261x_flashwrite_04.s43 Basic Clock, Implement Auto RSEL SW FLL msp430x261x_flash_s43 Basic Clock, MCLK Configured to Operate from XT2 HF XTAL msp430x261x_flm3.s43 Basic Clock, MCLK Configured to Operate from XT2 HF XTAL msp430x261x_flm3.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_flm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_01.s43 16x16 Unsigned Multiply msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 16x16 Signed Multiply msp430x261x_MPY_05.s43 8x8 Signed Multiply msp430x261x_MPY_05.s43 8x8 Unsigned Multiply Accumulate msp430x261x_MPY_05.s43 Sasigned Multiply Accumulate msp430x261x_MPY_05.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P2_05.s43 Write a byte to Port 8 msp430x261x_P4_05.s43 Write a byte to Port A	msp430x261x_dma_03_IAR.s43	DMA0, Repeated single transferUCA1UART 9600, TACCR2, ACLK
msp430x261x_dma_06_IAR.s43 DMA2, Rpt'd single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO msp430x261x_dma_07_IAR.s43 DMA0/1, Rpt'd single transfer to DAC12_0/1, Sin/Cos, TACCR1, XT2 msp430x261x_dma_09_IAR.s43 DMA0, ADC12 A10 single blocktransfer Xfer to RAM, TBCCR1, DCO msp430x261x_dma_10_IAR.s43 DMA0, ADC12 A10 rpt single transfer Xfer to RAM, TBCCR1, DCO msp430x261x_dma_11_IAR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to MyRAM, TBCCR1, DCO msp430x261x_dma_11_IAR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to MyRAM, TBCCR1, DCO msp430x261x_dma_12_IAR.s43 DMA0/1, Block Mode UART1 9600 Auto RX/TX String, ACLK msp430x261x_flashwrite_01.s43 Flash In-System Programming, Copy SegC to SegD msp430x261x_flashwrite_04.s43 Flash In-System Programming w/ EEI, Copy SegC to SegD msp430x261x_flashwrite_04.s43 Basic Clock, Implement Auto RSEL SW FLL msp430x261x_flat_02.s43 Basic Clock, Implement Auto RSEL SW FLL msp430x261x_flat_02.s43 Basic Clock, MCLK Configured to Operate from XT2 HF XTAL msp430x261x_flat_03.s43 Basic Clock, MCLK Sourced from HF XTAL XT2, NMI msp430x261x_flat_03.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_MPY_01.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_02.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, URLS Configured to Operate from XT2 HF XTAL msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Multiply msp430x261x_MPY_03.s43 Basic Multiply msp430x261x_MPY_03.s43 Basic Multiply Accumulate msp430x261x_MPY_03.s43 Basic Multiply Accumulate msp4	msp430x261x_dma_04_IAR.s43	DMA0, single transfer Mode UART1 9600, ACLK
msp430x261x_dma_07_IAR.s43 DMA0/1, Rpt'd single transfer to DAC12_0/1, Sin/Cos, TACCR1, XT2 msp430x261x_dma_09_IAR.s43 DMA0, ADC12_A10 single blocktransfer Xfer to RAM, TBCCR1, DCO msp430x261x_dma_10_IAR.s43 DMA0, ADC12_A10 rpt single transfer Xfer to RAM, TBCCR1, DCO msp430x261x_dma_11_IAR.s43 DMA0/1, ADC12_A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCO msp430x261x_dma_12_IAR.s43 DMA0/1, Block Mode UART3_9600 Auto RX/TX String, ACLK msp430x261x_flashwrite_01.s43 Flash In-System Programming, Copy SegC to SegD msp430x261x_flashwrite_04.s43 Flash In-System Programming w/ EEI, Copy SegC to SegD msp430x261x_flashwrite_04.s43 Basic Clock, Implement Auto RSEL SW FLL msp430x261x_fll_01.s43 Basic Clock, Implement Cont. SW FLL with Auto RSEL msp430x261x_fll_mris43 Basic Clock, MCLK Configured to Operate from XT2 HF XTAL msp430x261x_lpm3_vlo.s43 Basic Clock, MCLK Sourced from HF XTAL XT2, NMI msp430x261x_lpm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_lpm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_01.s43 16x16 Unsigned Multiply msp430x261x_MPY_02.s43 8x8 Unsigned Multiply msp430x261x_MPY_05.s43 16x16 Unsigned Multiply Accumulate	msp430x261x_dma_05_IAR.s43	DMA0, Repeated single transfer to DAC0, Sine Output, TACCR1, DCO
msp430x261x_dma_09_IAR.s43DMA0, ADC12 A10 single blocktransfer Xfer to RAM, TBCCR1, DCOmsp430x261x_dma_10_IAR.s43DMA0, ADC12 A10 rpt single transfer Xfer to Flash, TBCCR1, DCOmsp430x261x_dma_11_IAR.s43DMA0/1, ADC12 A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCOmsp430x261x_dma_12_IAR.s43DMA0/1, Block Mode UART1 9600 Auto RX/TX String, ACLKmsp430x261x_flashwrite_01.s43Flash In-System Programming, Copy SegC to SegDmsp430x261x_flashwrite_03.s43Flash In-System Programming w/ EEI, Copy SegC to SegDmsp430x261x_flashwrite_04.s43Flash In-System Programming w/ EEI, Copy SegC to SegDmsp430x261x_fli_01.s43Basic Clock, Implement Auto RSEL SW FLLmsp430x261x_fli_02.s43Basic Clock, Implement Cont. SW FLL with Auto RSELmsp430x261x_fli_02.s43Basic Clock, MCLK Configured to Operate from XT2 HF XTALmsp430x261x_flx_flx_2.43Basic Clock, MCLK Sourced from HF XTAL XT2, NMImsp430x261x_ipm3.s43Basic Clock, LPM3 Using WDT ISR, 32kHz ACLKmsp430x261x_ipm3.s43Basic Clock, LPM3 Using WDT ISR, VLO ACLKmsp430x261x_ipm3.s43Basic Clock, LPM3 Using WDT ISR, VLO ACLKmsp430x261x_imp7_03.s4316x16 Unsigned Multiplymsp430x261x_imp7_03.s4316x16 Signed Multiplymsp430x261x_mMPY_03.s4316x16 Signed Multiplymsp430x261x_mMPY_05.s433x8 Unsigned Multiply Accumulatemsp430x261x_mMPY_05.s433x8 Unsigned Multiply Accumulatemsp430x261x_mMPY_05.s433x8 Unsigned Multiply Accumulatemsp430x261x_mmi.s43Configure RST/NMI as NMImsp430x261x_p1_01.s43Software Poll P1.3, Set P1.0 if P1.3 =	msp430x261x_dma_06_IAR.s43	DMA2, Rpt'd single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO
msp430x261x_dma_10_IAR.s43 DMA0, ADC12 A10 rpt single transfer Xfer to Flash, TBCCR1, DCO msp430x261x_dma_11_IAR.s43 DMA0/1, ADC12 A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCO msp430x261x_dma_12_IAR.s43 DMA0/1, Block Mode UART1 9600 Auto RX/TX String, ACLK msp430x261x_flashwrite_01.s43 Flash In-System Programming, Copy SegC to SegD msp430x261x_flashwrite_03.s43 Flash In-System Programming w/ EEI, Copy SegC to SegD msp430x261x_flashwrite_04.s43 Flash In-System Programming w/ EEI, Copy SegC to SegD msp430x261x_fli_01.s43 Basic Clock, Implement Auto RSEL SW FLL msp430x261x_fli_02.s43 Basic Clock, Implement Cont. SW FLL with Auto RSEL msp430x261x_flix_cnmi.s43 Basic Clock, MCLK Configured to Operate from XT2 HF XTAL msp430x261x_hfxt2.s43 Basic Clock, MCLK Sourced from HF XTAL XT2, NMI msp430x261x_lpm3_s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_lpm3_s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_Ipm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_01.s43 16x16 Unsigned Multiply msp430x261x_MPY_03.s43 16x16 Unsigned Multiply msp430x261x_MPY_03.s43 8x8 Signed Multiply msp430x261x_MPY_03.s43 16x16 Unsigned Multiply msp430x261x_MPY_05.s43 8x8 Unsigned Multiply msp430x261x_MPY_05.s43 8x8 Unsigned Multiply Accumulate msp430x261x_MPY_05.s43 8x8 Unsigned Multiply Accumulate msp430x261x_MPY_05.s43 8x8 Signed Multiply Accumulate msp430x261x_MPY_05.s43 8x8 Signed Multiply Accumulate msp430x261x_MPY_05.s43 Software Porl Interrupt Service on P1.3 from LPM4 msp430x261x_P1_01.s43 Software Porl Interrupt Service on P1.3 from LPM4 msp430x261x_P1_05.s43 Write a byte to Port 7 msp430x261x_P2_05.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a byte to Port A	msp430x261x_dma_07_IAR.s43	DMA0/1, Rpt'd single transfer to DAC12_0/1, Sin/Cos, TACCR1, XT2
msp430x261x_dma_11_IAR.s43DMA0/1, ADC12 A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCOmsp430x261x_dma_12_IAR.s43DMA0/1, Block Mode UART1 9600 Auto RX/TX String, ACLKmsp430x261x_flashwrite_01.s43Flash In-System Programming, Copy SegC to SegDmsp430x261x_flashwrite_04.s43Flash In-System Programming w/ EEI, Copy SegD to SegDmsp430x261x_flia.dvrite_04.s43Flash In-System Programming w/ EEI, Copy SegD to B&Cmsp430x261x_fli_02.s43Basic Clock, Implement Auto RSEL SW FLLmsp430x261x_fli_02.s43Basic Clock, Implement Cont. SW FLL with Auto RSELmsp430x261x_frit2.s43Basic Clock, MCLK Configured to Operate from XT2 HF XTALmsp430x261x_frit2.s43Basic Clock, MCLK Sourced from HF XTAL XT2, NMImsp430x261x_lpm3.s43Basic Clock, LPM3 Using WDT ISR, 32kHz ACLKmsp430x261x_lpm3.s43Basic Clock, LPM3 Using WDT ISR, VLO ACLKmsp430x261x_lpm3_vlo.s43Basic Clock, LPM3 Using WDT ISR, VLO ACLKmsp430x261x_MPY_01.s4316x16 Unsigned Multiplymsp430x261x_MPY_02.s438x8 Unsigned Multiplymsp430x261x_MPY_03.s4316x16 Signed Multiplymsp430x261x_MPY_05.s4316x16 Unsigned Multiply Accumulatemsp430x261x_MPY_05.s4316x16 Unsigned Multiply Accumulatemsp430x261x_MPY_05.s438x8 Signed Multiply Accumulatemsp430x261x_MPY_05.s438x8 Signed Multiply Accumulatemsp430x261x_MPY_05.s43Software Poll P1.3, Set P1.0 if P1.3 = 1msp430x261x_P1_01.s43Software Poll P1.3, Set P1.0 if P1.3 = 1msp430x261x_P1_05.s43Write a byte to Port 1msp430x261x_P2_05.s43Write a byte to	msp430x261x_dma_09_IAR.s43	DMA0, ADC12 A10 single blocktransfer Xfer to RAM, TBCCR1, DCO
msp430x261x_dma_12_IAR.s43 DMAO/1, Block Mode UART1 9600 Auto RX/TX String, ACLK msp430x261x_flashwrite_01.s43 Flash In-System Programming, Copy SegC to SegD msp430x261x_flashwrite_03.s43 Flash In-System Programming w/ EEI, Copy SegC to SegD msp430x261x_fllashwrite_04.s43 Flash In-System Programming w/ EEI, Copy SegD to B&C msp430x261x_fll_01.s43 Basic Clock, Implement Auto RSEL SW FLL msp430x261x_fll_02.s43 Basic Clock, Implement Cont. SW FLL with Auto RSEL msp430x261x_hfxt2_s43 Basic Clock, MCLK Configured to Operate from XT2 HF XTAL msp430x261x_hfxt2_nmi.s43 Basic Clock, MCLK Sourced from HF XTAL XT2, NMI msp430x261x_lpm3.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_lpm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_01.s43 16x16 Unsigned Multiply msp430x261x_MPY_02.s43 8x8 Unsigned Multiply msp430x261x_MPY_04.s43 8x8 Signed Multiply msp430x261x_MPY_05.s43 16x16 Signed Multiply msp430x261x_MPY_05.s43 16x16 Unsigned Multiply Accumulate msp430x261x_MPY_06.s43 8x8 Unsigned Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_mpy_08.s43 8x8 Signed Multiply Accumulate msp430x261x_mpy_08.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_P1_01.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P2_05.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a byte to Port A	msp430x261x_dma_10_IAR.s43	DMA0, ADC12 A10 rpt single transfer Xfer to Flash, TBCCR1, DCO
msp430x261x_flashwrite_01.s43 Flash In-System Programming, Copy SegC to SegD msp430x261x_flashwrite_03.s43 Flash In-System Programming w/ EEI, Copy SegC to SegD msp430x261x_flashwrite_04.s43 Flash In-System Programming w/ EEI, Copy SegC to SegD msp430x261x_fll_01.s43 Basic Clock, Implement Auto RSEL SW FLL msp430x261x_fll_02.s43 Basic Clock, Implement Cont. SW FLL with Auto RSEL msp430x261x_hfxt2.s43 Basic Clock, MCLK Configured to Operate from XT2 HF XTAL msp430x261x_hfxt2.s43 Basic Clock, MCLK Sourced from HF XTAL XT2, NMI msp430x261x_lpm3.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_lpm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_lpm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_01.s43 16x16 Unsigned Multiply msp430x261x_MPY_02.s43 8x8 Unsigned Multiply msp430x261x_MPY_03.s43 16x16 Signed Multiply msp430x261x_MPY_05.s43 16x16 Signed Multiply msp430x261x_MPY_05.s43 8x8 Unsigned Multiply Accumulate msp430x261x_MPY_06.s43 8x8 Unsigned Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_MPY_08.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_P1_02.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P7_05.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_dma_11_IAR.s43	DMA0/1, ADC12 A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCO
msp430x261x_flashwrite_03.s43Flash In-System Programming w/ EEI, Copy SegC to SegDmsp430x261x_flashwrite_04.s43Flash In-System Programming w/ EEI, Copy SegD to B&Cmsp430x261x_fll_01.s43Basic Clock, Implement Auto RSEL SW FLLmsp430x261x_fll_02.s43Basic Clock, Implement Cont. SW FLL with Auto RSELmsp430x261x_hfxt2_s43Basic Clock, MCLK Configured to Operate from XT2 HF XTALmsp430x261x_hfxt2_nmi.s43Basic Clock, MCLK Sourced from HF XTAL XT2, NMImsp430x261x_lpm3.s43Basic Clock, LPM3 Using WDT ISR, 32kHz ACLKmsp430x261x_lpm3_vlo.s43Basic Clock, LPM3 Using WDT ISR, VLO ACLKmsp430x261x_MPY_01.s4316x16 Unsigned Multiplymsp430x261x_MPY_02.s438x8 Unsigned Multiplymsp430x261x_MPY_03.s4316x16 Signed Multiplymsp430x261x_MPY_04.s438x8 Signed Multiply Accumulatemsp430x261x_MPY_05.s4316x16 Unsigned Multiply Accumulatemsp430x261x_MPY_08.s438x8 Unsigned Multiply Accumulatemsp430x261x_MPY_08.s438x8 Signed Multiply Accumulatemsp430x261x_MPY_08.s438x8 Signed Multiply Accumulatemsp430x261x_pp_08.s438x8 Signed Multiply Accumulatemsp430x261x_pp_08.s43Software Port Interrupt Service on P1.3 from LPM4msp430x261x_pp_08.s43Write a byte to Port 1msp430x261x_pp_08.s43Write a byte to Port 8msp430x261x_pp_08.s43Write a byte to Port 8msp430x261x_pp_08.s43Write a byte to Port 8	msp430x261x_dma_12_IAR.s43	DMA0/1, Block Mode UART1 9600 Auto RX/TX String, ACLK
msp430x261x_flashwrite_04.s43 Flash In-System Programming w/ EEI, Copy SegD to B&C msp430x261x_fll_01.s43 Basic Clock, Implement Auto RSEL SW FLL msp430x261x_fll_02.s43 Basic Clock, Implement Cont. SW FLL with Auto RSEL msp430x261x_hfxt2.s43 Basic Clock, MCLK Configured to Operate from XT2 HF XTAL msp430x261x_lpm3.s43 Basic Clock, MCLK Sourced from HF XTAL XT2, NMI msp430x261x_lpm3.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_lpm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm9_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm9_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm9_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm9_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm9_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm9_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm9_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm9_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm9_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm9_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm9_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm9_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_lpm9_vlo.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_lpm0.s43 Write a byte to Port 1 msp430x261x_lpm0.s43 Write a byte to Port 1 msp430x261x_lpm0.s43 Write a byte to Port 8 msp430x261x_lpm0.s43 Write a byte to Port A	msp430x261x_flashwrite_01.s43	Flash In-System Programming, Copy SegC to SegD
msp430x261x_fil_01.s43Basic Clock, Implement Auto RSEL SW FLLmsp430x261x_fil_02.s43Basic Clock, Implement Cont. SW FLL with Auto RSELmsp430x261x_hfxt2.s43Basic Clock, MCLK Configured to Operate from XT2 HF XTALmsp430x261x_hfxt2_nmi.s43Basic Clock, MCLK Sourced from HF XTAL XT2, NMImsp430x261x_lpm3.s43Basic Clock, LPM3 Using WDT ISR, 32kHz ACLKmsp430x261x_lpm3_vlo.s43Basic Clock, LPM3 Using WDT ISR, VLO ACLKmsp430x261x_MPY_01.s4316x16 Unsigned Multiplymsp430x261x_MPY_02.s438x8 Unsigned Multiplymsp430x261x_MPY_02.s438x8 Signed Multiplymsp430x261x_MPY_04.s438x8 Signed Multiplymsp430x261x_MPY_05.s4316x16 Unsigned Multiply Accumulatemsp430x261x_MPY_05.s4316x16 Unsigned Multiply Accumulatemsp430x261x_MPY_05.s438x8 Unsigned Multiply Accumulatemsp430x261x_MPY_06.s438x8 Unsigned Multiply Accumulatemsp430x261x_MPY_07.s4316x16 Signed Multiply Accumulatemsp430x261x_MPY_08.s438x8 Signed Multiply Accumulatemsp430x261x_MPY_08.s438x8 Signed Multiply Accumulatemsp430x261x_PP_08.s43XT2 Oscillator Fault Detectionmsp430x261x_P1_01.s43Software Poll P1.3, Set P1.0 if P1.3 = 1msp430x261x_P1_05.s43Write a byte to Port 1msp430x261x_P2_05.s43Write a byte to Port 7msp430x261x_P8_08.s43Write a byte to Port 8msp430x261x_P8_08.s43Write a word to Port A	msp430x261x_flashwrite_03.s43	Flash In-System Programming w/ EEI, Copy SegC to SegD
msp430x261x_fll_02.s43 Basic Clock, Implement Cont. SW FLL with Auto RSEL msp430x261x_hfxt2.s43 Basic Clock, MCLK Configured to Operate from XT2 HF XTAL msp430x261x_hfxt2_nmi.s43 Basic Clock, MCLK Sourced from HF XTAL XT2, NMI msp430x261x_lpm3.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_lpm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_01.s43 I6x16 Unsigned Multiply msp430x261x_MPY_02.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_02.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_01.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_01.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_02.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_02.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_02.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_02.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT IsR, VLO ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using WDT IsR, vlo ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using wDT IsR, vlo ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using wDT IsR, vlo ACLK msp430x261x_MPY_03.s43 Basic Clock, LPM3 Using wDT IsR, vlo ACLK msp430x261x_MPY_04.s43 Basic Clock, LPM3 Using wDT IsR, vlo ACLK msp430x261x_MPY	msp430x261x_flashwrite_04.s43	Flash In-System Programming w/ EEI, Copy SegD to B&C
msp430x261x_hfxt2.s43 msp430x261x_hfxt2_nmi.s43 msp430x261x_lpm3.s43 msp430x261x_lpm3.s43 msp430x261x_lpm3_vlo.s43 msp430x261x_mPY_01.s43 msp430x261x_mPY_02.s43 msp430x261x_mPY_03.s43 msp430x261x_mPY_03.s43 msp430x261x_mPY_03.s43 msp430x261x_mPY_03.s43 msp430x261x_mPY_03.s43 msp430x261x_mPY_03.s43 msp430x261x_mpi.s43 msp430x261x_ppi_03.s43 msp430x26	msp430x261x_fll_01.s43	Basic Clock, Implement Auto RSEL SW FLL
msp430x261x_hfxt2_nmi.s43 Basic Clock, MCLK Sourced from HF XTAL XT2, NMI msp430x261x_lpm3.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_lpm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_01.s43 16x16 Unsigned Multiply msp430x261x_MPY_02.s43 8x8 Unsigned Multiply msp430x261x_MPY_03.s43 16x16 Signed Multiply msp430x261x_MPY_04.s43 8x8 Signed Multiply msp430x261x_MPY_05.s43 16x16 Unsigned Multiply Accumulate msp430x261x_MPY_06.s43 8x8 Unsigned Multiply Accumulate msp430x261x_MPY_07.s43 16x16 Signed Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_PT_01.s43 Configure RST/NMI as NMI msp430x261x_P1_01.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_P1_02.s43 Software Port Interrupt Service on P1.3 from LPM4 msp430x261x_P1_05.s43 Write a byte to Port 7 msp430x261x_P8_08.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_fll_02.s43	Basic Clock, Implement Cont. SW FLL with Auto RSEL
msp430x261x_lpm3.s43 Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK msp430x261x_lpm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_01.s43 16x16 Unsigned Multiply msp430x261x_MPY_02.s43 8x8 Unsigned Multiply msp430x261x_MPY_03.s43 16x16 Signed Multiply msp430x261x_MPY_04.s43 8x8 Signed Multiply Accumulate msp430x261x_MPY_05.s43 8x8 Unsigned Multiply Accumulate msp430x261x_MPY_06.s43 8x8 Unsigned Multiply Accumulate msp430x261x_MPY_07.s43 16x16 Signed Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_mPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_mni.s43 Configure RST/NMI as NMI msp430x261x_po_5.x43 XT2 Oscillator Fault Detection msp430x261x_P1_01.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_p1_02.s43 Write a byte to Port 1 msp430x261x_P2_05.s43 Write a byte to Port 7 msp430x261x_P8_08.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_hfxt2.s43	Basic Clock, MCLK Configured to Operate from XT2 HF XTAL
msp430x261x_lpm3_vlo.s43 Basic Clock, LPM3 Using WDT ISR, VLO ACLK msp430x261x_MPY_01.s43 16x16 Unsigned Multiply msp430x261x_MPY_02.s43 8x8 Unsigned Multiply msp430x261x_MPY_03.s43 16x16 Signed Multiply msp430x261x_MPY_04.s43 8x8 Signed Multiply msp430x261x_MPY_05.s43 16x16 Unsigned Multiply Accumulate msp430x261x_MPY_06.s43 8x8 Unsigned Multiply Accumulate msp430x261x_MPY_07.s43 16x16 Signed Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_MPY_08.s43 Configure RST/NMI as NMI msp430x261x_PI_01.s43 XT2 Oscillator Fault Detection msp430x261x_P1_01.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_P1_02.s43 Software Port Interrupt Service on P1.3 from LPM4 msp430x261x_P7_05.s43 Write a byte to Port 1 msp430x261x_P8_08.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_hfxt2_nmi.s43	Basic Clock, MCLK Sourced from HF XTAL XT2, NMI
msp430x261x_MPY_01.s43 16x16 Unsigned Multiply msp430x261x_MPY_02.s43 8x8 Unsigned Multiply msp430x261x_MPY_03.s43 16x16 Signed Multiply msp430x261x_MPY_04.s43 8x8 Signed Multiply msp430x261x_MPY_05.s43 16x16 Unsigned Multiply Accumulate msp430x261x_MPY_06.s43 8x8 Unsigned Multiply Accumulate msp430x261x_MPY_07.s43 16x16 Signed Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_mmi.s43 Configure RST/NMI as NMI msp430x261x_pof_XT2.s43 XT2 Oscillator Fault Detection msp430x261x_P1_01.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_P1_02.s43 Software Port Interrupt Service on P1.3 from LPM4 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P2_05.s43 Write a byte to Port 7 msp430x261x_P8_08.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_lpm3.s43	Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK
msp430x261x_MPY_02.s43 8x8 Unsigned Multiply msp430x261x_MPY_03.s43 16x16 Signed Multiply msp430x261x_MPY_04.s43 8x8 Signed Multiply msp430x261x_MPY_05.s43 16x16 Unsigned Multiply Accumulate msp430x261x_MPY_06.s43 8x8 Unsigned Multiply Accumulate msp430x261x_MPY_07.s43 16x16 Signed Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_mmi.s43 Configure RST/NMI as NMI msp430x261x_OF_XT2.s43 XT2 Oscillator Fault Detection msp430x261x_P1_01.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_P1_02.s43 Software Port Interrupt Service on P1.3 from LPM4 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P7_05.s43 Write a byte to Port 7 msp430x261x_P8_08.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_lpm3_vlo.s43	Basic Clock, LPM3 Using WDT ISR, VLO ACLK
msp430x261x_MPY_03.s43 16x16 Signed Multiply msp430x261x_MPY_04.s43 8x8 Signed Multiply msp430x261x_MPY_05.s43 16x16 Unsigned Multiply Accumulate msp430x261x_MPY_06.s43 8x8 Unsigned Multiply Accumulate msp430x261x_MPY_07.s43 16x16 Signed Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_nmi.s43 Configure RST/NMI as NMI msp430x261x_OF_XT2.s43 XT2 Oscillator Fault Detection msp430x261x_P1_01.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_P1_02.s43 Software Port Interrupt Service on P1.3 from LPM4 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P7_05.s43 Write a byte to Port 7 msp430x261x_P8_08.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_MPY_01.s43	16x16 Unsigned Multiply
msp430x261x_MPY_04.s438x8 Signed Multiplymsp430x261x_MPY_05.s4316x16 Unsigned Multiply Accumulatemsp430x261x_MPY_06.s438x8 Unsigned Multiply Accumulatemsp430x261x_MPY_07.s4316x16 Signed Multiply Accumulatemsp430x261x_MPY_08.s438x8 Signed Multiply Accumulatemsp430x261x_nmi.s43Configure RST/NMI as NMImsp430x261x_0F_XT2.s43XT2 Oscillator Fault Detectionmsp430x261x_P1_01.s43Software Poll P1.3, Set P1.0 if P1.3 = 1msp430x261x_P1_02.s43Software Port Interrupt Service on P1.3 from LPM4msp430x261x_P1_05.s43Write a byte to Port 1msp430x261x_P7_05.s43Write a byte to Port 8msp430x261x_P8_08.s43Write a byte to Port A	msp430x261x_MPY_02.s43	8x8 Unsigned Multiply
msp430x261x_MPY_05.s43 msp430x261x_MPY_06.s43 msp430x261x_MPY_07.s43 msp430x261x_MPY_07.s43 msp430x261x_MPY_08.s43 msp430x261x_more and the state of	msp430x261x_MPY_03.s43	16x16 Signed Multiply
msp430x261x_MPY_06.s43	msp430x261x_MPY_04.s43	8x8 Signed Multiply
msp430x261x_MPY_07.s43 16x16 Signed Multiply Accumulate msp430x261x_MPY_08.s43 8x8 Signed Multiply Accumulate msp430x261x_nmi.s43 Configure RST/NMI as NMI msp430x261x_OF_XT2.s43 XT2 Oscillator Fault Detection msp430x261x_P1_01.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_P1_02.s43 Software Port Interrupt Service on P1.3 from LPM4 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P7_05.s43 Write a byte to Port 7 msp430x261x_P8_08.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_MPY_05.s43	16x16 Unsigned Multiply Accumulate
msp430x261x_MPY_08.s438x8 Signed Multiply Accumulatemsp430x261x_nmi.s43Configure RST/NMI as NMImsp430x261x_OF_XT2.s43XT2 Oscillator Fault Detectionmsp430x261x_P1_01.s43Software Poll P1.3, Set P1.0 if P1.3 = 1msp430x261x_P1_02.s43Software Port Interrupt Service on P1.3 from LPM4msp430x261x_P1_05.s43Write a byte to Port 1msp430x261x_P7_05.s43Write a byte to Port 7msp430x261x_P8_08.s43Write a byte to Port 8msp430x261x_PA_05.s43Write a word to Port A	msp430x261x_MPY_06.s43	8x8 Unsigned Multiply Accumulate
msp430x261x_nmi.s43Configure RST/NMI as NMImsp430x261x_OF_XT2.s43XT2 Oscillator Fault Detectionmsp430x261x_P1_01.s43Software Poll P1.3, Set P1.0 if P1.3 = 1msp430x261x_P1_02.s43Software Port Interrupt Service on P1.3 from LPM4msp430x261x_P1_05.s43Write a byte to Port 1msp430x261x_P7_05.s43Write a byte to Port 7msp430x261x_P8_08.s43Write a byte to Port 8msp430x261x_PA_05.s43Write a word to Port A	msp430x261x_MPY_07.s43	16x16 Signed Multiply Accumulate
msp430x261x_OF_XT2.s43 XT2 Oscillator Fault Detection msp430x261x_P1_01.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_P1_02.s43 Software Port Interrupt Service on P1.3 from LPM4 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P7_05.s43 Write a byte to Port 7 msp430x261x_P8_08.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_MPY_08.s43	8x8 Signed Multiply Accumulate
msp430x261x_P1_01.s43 Software Poll P1.3, Set P1.0 if P1.3 = 1 msp430x261x_P1_02.s43 Software Port Interrupt Service on P1.3 from LPM4 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P7_05.s43 Write a byte to Port 7 msp430x261x_P8_08.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_nmi.s43	Configure RST/NMI as NMI
msp430x261x_P1_02.s43 Software Port Interrupt Service on P1.3 from LPM4 msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P7_05.s43 Write a byte to Port 7 msp430x261x_P8_08.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_OF_XT2.s43	XT2 Oscillator Fault Detection
msp430x261x_P1_05.s43 Write a byte to Port 1 msp430x261x_P7_05.s43 Write a byte to Port 7 msp430x261x_P8_08.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_P1_01.s43	Software Poll P1.3, Set P1.0 if P1.3 = 1
msp430x261x_P7_05.s43 Write a byte to Port 7 msp430x261x_P8_08.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_P1_02.s43	Software Port Interrupt Service on P1.3 from LPM4
msp430x261x_P8_08.s43 Write a byte to Port 8 msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_P1_05.s43	Write a byte to Port 1
msp430x261x_PA_05.s43 Write a word to Port A	msp430x261x_P7_05.s43	Write a byte to Port 7
·	msp430x261x_P8_08.s43	Write a byte to Port 8
msn/30v261v_rosc_s/3 DCOCLK Biased with External Resistor Rosc	msp430x261x_PA_05.s43	Write a word to Port A
Hisp-sox201x_103c.3+3 DeoCelt Blasca With External resistor rose	msp430x261x_rosc.s43	DCOCLK Biased with External Resistor Rosc
msp430x261x_svs_01.s43	msp430x261x_svs_01.s43	SVS, POR @ 2.5V Vcc
msp430x261x_ta_01.s43 Timer_A, Toggle P1.0, CCR0 Cont. Mode ISR, DCO SMCLK	msp430x261x_ta_01.s43	Timer_A, Toggle P1.0, CCR0 Cont. Mode ISR, DCO SMCLK
msp430x261x_ta_02.s43 Timer_A, Toggle P1.0, CCR0 Up Mode ISR, DCO SMCLK	msp430x261x_ta_02.s43	Timer_A, Toggle P1.0, CCR0 Up Mode ISR, DCO SMCLK

msp430x261x_ta_03.s43	Timer_A, Toggle P1.0, Overflow ISR, DCO SMCLK
msp430x261x_ta_04.s43	Timer_A, Toggle P1.0, Overflow ISR, 32kHz ACLK
msp430x261x_ta_05.s43	Timer_A, Toggle P1.0, CCR0 Up Mode ISR, 32kHz ACLK
msp430x261x_ta_08.s43	Timer_A, Toggle P1.0,P1.2 & P2.0 Cont. Mode ISR, 32kHz ACLK
msp430x261x_ta_11.s43	Timer_A, Toggle P1.1/TA0, Up Mode, 32kHz ACLK
msp430x261x_ta_13.s43	Timer_A, Toggle P1.1/TA0, Up/Down Mode, DCO SMCLK
msp430x261x_ta_14.s43	Timer_A, Toggle P1.1/TA0, Up/Down Mode, 32kHz ACLK
msp430x261x_ta_16.s43	Timer_A, PWM TA1-2 Up Mode, DCO SMCLK
msp430x261x_ta_17.s43	Timer_A, PWM TA1-2, Up Mode, 32kHz ACLK
msp430x261x_ta_19.s43	Timer_A, PWM TA1-2, Up/Down Mode, DCO SMCLK
msp430x261x_ta_20.s43	Timer_A, PWM TA1-2, Up/Down Mode, DCO SMCLK
msp430x261x_tb_01.s43	Timer_B, Toggle P1.0, CCR0 Cont. Mode ISR, DCO SMCLK
msp430x261x_tb_02.s43	Timer_B, Toggle P1.0, CCR0 Up Mode ISR, DCO SMCLK
msp430x261x_tb_03.s43	Timer_B, Toggle P1.0, Overflow ISR, DCO SMCLK
msp430x261x_tb_04.s43	Timer_B, Toggle P1.0, Overflow ISR, 32kHz ACLK
msp430x261x_tb_05.s43	Timer_B, Toggle P1.0, CCR0 Up Mode ISR, 32kHz ACLK
msp430x261x_tb_07.s43	Timer_B, PWM TB1-6, Up Mode, 32kHz ACLK
msp430x261x_uscia0_irda_01.s43	USCI_A0 IrDA External Loopback Test, 8MHz SMCLK
msp430x261x_uscia0_spi_09.s43	USCI_A0, SPI 3-Wire Master Incremented Data
msp430x261x_uscia0_spi_10.s43	USCI_A0, SPI 3-Wire Slave Data Echo
msp430x261x_uscia0_uart_01.s43	USCI_A0, 115200 UART Echo ISR, DCO SMCLK
msp430x261x_uscia0_uart_03.s43	USCI_A0, Ultra-Low Pwr UART 9600 Echo ISR, 32kHz ACLK
msp430x261x_uscia0_uart_04.s43	USCI_A0, 9600 UART, SMCLK, LPM0, Echo with over-sampling
msp430x261x_uscia1_uart_02.s43	USCI_A1, Ultra-Low Pwr UART 2400 Echo ISR, 32kHz ACLK
msp430x261x_uscib0_i2c_04.s43	USCI_B0 I2C Master RX single bytes from MSP430 Slave
msp430x261x_uscib0_i2c_05.s43	USCI_B0 I2C Slave TX single bytes to MSP430 Master
msp430x261x_uscib0_i2c_06.s43	USCI_B0 I2C Master TX single bytes to MSP430 Slave
msp430x261x_uscib0_i2c_07.s43	USCI_B0 I2C Slave RX single bytes from MSP430 Master
msp430x261x_uscib0_i2c_08.s43	USCI_B0 I2C Master TX multiple bytes to MSP430 Slave
msp430x261x_uscib0_i2c_09.s43	USCI_B0 I2C Slave RX multiple bytes from MSP430 Master
msp430x261x_uscib0_i2c_10.s43	USCI_B0 I2C Master RX multiple bytes from MSP430 Slave
msp430x261x_uscib0_i2c_11.s43	USCI_B0 I2C Slave TX multiple bytes to MSP430 Master
msp430x261x_uscib0_spi_09.s43	USCI_B0, SPI 3-Wire Master Incremented Data
msp430x261x_uscib0_spi_10.s43	USCI_B0, SPI 3-Wire Slave Data Echo
msp430x261x_vlo_capture.s43	Basic Clock, VLO-Driven Timer with VLO Compensation
msp430x261x_wdt_01.s43	WDT, Toggle P1.0, Interval Overflow ISR, DCO SMCLK
msp430x261x_wdt_02.s43	WDT, Toggle P1.0, Interval Overflow ISR, 32kHz ACLK
msp430x261x_wdt_04.s43	WDT+ Failsafe Clock, WDT mode, DCO SMCLK
msp430x261x_wdt_05.s43	Reset on Invalid Address fetch, Toggle P1.0
msp430x261x_wdt_06.s43	WDT+ Failsafe Clock, 32kHz ACLK

C code examples – IAR & CCS	
File name	Description
msp430x261x_1.c	Software Toggle P1.0
msp430x261x_1_vlo.c	Software Toggle P1.0, MCLK = VLO/8
msp430x261x_adc12_01.c	ADC12, Sample A0, Set P1.0 if A0 > 0.5*AVcc
msp430x261x_adc12_02.c	ADC12, Using the Internal Reference
msp430x261x_adc12_03.c	ADC12, Sample A10 Temp, Set P1.0 if Temp ++ ~2C
msp430x261x_adc12_04.c	ADC12, Extend Sampling Period with SHT Bits
msp430x261x_adc12_05.c	ADC12, Using an External Reference
msp430x261x_adc12_06.c	ADC12, Repeated Sequence of Conversions
msp430x261x_adc12_07.c	ADC12, Repeated Single Channel Conversions
msp430x261x_adc12_08.c	ADC12, Using 10 External Channels for Conversion
msp430x261x_adc12_09.c	ADC12, Sequence of Conversions (non-repeated)
msp430x261x_adc12_10.c	ADC12, Sample A10 Temp and Convert to oC and oF
msp430x261x_clks.c	Basic Clock, Output Buffered SMCLK, ACLK, and MCLK
msp430x261x_compA_01.c	Comparator A, Poll input CAO, result in P1.0
msp430x261x_compA_02.c	Comparator A, Poll input CAO, CA exchange, result in P1.0
msp430x261x_compA_04.c	Comparator A, Poll input CAO, result in P1.0
msp430x261x_compA_05.c	Comparator A, Input to CAO, interrupt triggered
msp430x261x_dac12_01.c	DAC12_0, Output 1.0V on DAC0
msp430x261x_dac12_02.c	DAC12_0, Output 2.0V on DAC1
msp430x261x_dac12_03.c	DAC12_0, Output Voltage Ramp on DAC0
msp430x261x_dc0_flashcal.c	DCO Calibration Constants Programmer
msp430x261x_dma_01_CCE.c	(Built with CCE) DMAO, Repeated Burst to-from RAM, Software Trigger
msp430x261x_dma_02_CCE.c	(Built with CCE) DMAO, Repeated single transfer to P1OUT, TACCR2 Trigger
msp430x261x_dma_03_CCE.c	(Built with CCE) DMA0, Repeated single transfer UCA1UART 9600, TACCR2, ACLK
msp430x261x_dma_04_CCE.c	(Built with CCE) DMA0, single transfer Mode UART1 9600, ACLK
msp430x261x dma 05 CCE.c	(Built with CCE) DMA0, Repeated single transfer to DACO, Sine Output, TACCR1, DCO
msp430x261x_dma_06_CCE.c	(Built with CCE) DMA2, Rpt'd single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO
msp430x261x_dma_07_CCE.c	(Built with CCE) DMA0/1, Rpt'd single transfer to DAC12_0/1, Sin/Cos, TACCR1, XT2
msp430x261x_dma_09_CCE.c	(Built with CCE) DMAO, ADC12 A10 single Block Xfer to RAM, TBCCR1, DCO
msp430x261x_dma_10_CCE.c	(Built with CCE) DMAO, ADC12 A10 Block Xfer to Flash, TBCCR1, DCO
msp430x261x_dma_11_CCE.c	(Built with CCE) DMA0/1, ADC12 A10 rpt single transfer Xfer to MPY/RAM, TBCCR1, DCO
msp430x261x_dma_12_CCE.c	(Built with CCE) DMA0/1, rpt single transfer Mode UART1 9600 Auto RX/TX String, ACLK
msp430x261x_dma_01_IAR.c	(Built with IAR) DMA0, Repeated Burst to-from RAM, Software Trigger
msp430x261x_dma_02_IAR.c	(Built with IAR) DMA0, Repeated single transfer to P1OUT, TACCR2 Trigger
msp430x261x_dma_03_IAR.c	(Built with IAR) DMA0, Repeated single transferUCA1UART 9600, TACCR2, ACLK
msp430x261x_dma_04_IAR.c	(Built with IAR) DMA0, single transfer Mode UART1 9600, ACLK
msp430x261x_dma_05_IAR.c	(Built with IAR) DMA0, Repeated single transfer to DACO, Sine Output, TACCR1, DCO
msp430x261x_dma_06_IAR.c	(Built with IAR) DMA2, Rpt'd single transfer to DAC1, 8-Bit Sine, TBCCR2, DCO

	(Built with IAR) DMA0/1, Rpt'd single transfer to DAC12_0/1, Sin/Cos, TACCR1,
msp430x261x_dma_07_IAR.c	XT2
	(Built with IAR) DMA0, ADC12 A10 single blocktransfer Xfer to RAM, TBCCR1,
msp430x261x_dma_09_IAR.c	DCO
msp430x261x_dma_10_IAR.c	(Built with IAR) DMA0, ADC12 A10 rpt single transfer Xfer to Flash, TBCCR1, DCO
	(Built with IAR) DMA0/1, ADC12 A10 rpt single transfer Xfer to MPY/RAM,
msp430x261x_dma_11_IAR.c	TBCCR1, DCO
msp430x261x_dma_12_IAR.c	(Built with IAR) DMA0/1, Block Mode UART1 9600 Auto RX/TX String, ACLK
msp430x261x_flashwrite_01.c	Flash In-System Programming, Copy SegC to SegD
msp430x261x_flashwrite_03.c	Flash In-System Programming w/ EEI, Copy SegC to SegD
msp430x261x_flashwrite_04.c	Flash In-System Programming w/ EEI, Copy SegD to B&C
msp430x261x_fll_01.c	Basic Clock, Implement Auto RSEL SW FLL
msp430x261x_fll_02.c	Basic Clock, Implement Cont. SW FLL with Auto RSEL
msp430x261x_hfxt2.c	Basic Clock, MCLK Configured to Operate from XT2 HF XTAL
msp430x261x_hfxt2_nmi.c	Basic Clock, MCLK Sourced from HF XTAL XT2, NMI
msp430x261x_lpm3.c	Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK
msp430x261x_lpm3_vlo.c	Basic Clock, LPM3 Using WDT ISR, VLO ACLK
msp430x261x_MPY_01.c	16x16 Unsigned Multiply
msp430x261x_MPY_02.c	8x8 Unsigned Multiply
msp430x261x_MPY_03.c	16x16 Signed Multiply
msp430x261x_MPY_04.c	8x8 Signed Multiply
msp430x261x_MPY_05.c	16x16 Unsigned Multiply Accumulate
msp430x261x_MPY_06.c	8x8 Unsigned Multiply Accumulate
msp430x261x_MPY_07.c	16x16 Signed Multiply Accumulate
msp430x261x_MPY_08.c	8x8 Signed Multiply Accumulate
msp430x261x_nmi.c	Configure RST/NMI as NMI
msp430x261x_OF_XT2.c	XT2 Oscillator Fault Detection
msp430x261x_P1_01.c	Software Poll P1.3, Set P1.0 if P1.3 = 1
msp430x261x_P1_02.c	Software Port Interrupt Service on P1.3 from LPM4
msp430x261x_P1_05.c	Write a byte to Port 1
msp430x261x_P7_05.c	Write a byte to Port 7
msp430x261x_P8_08.c	Write a byte to Port 8
msp430x261x_PA_05.c	Write a word to Port A
msp430x261x_rosc.c	DCOCLK Biased with External Resistor Rosc
msp430x261x_svs_01.c	SVS, POR @ 2.5V Vcc
msp430x261x_ta_01.c	Timer_A, Toggle P1.0, CCR0 Cont. Mode ISR, DCO SMCLK
msp430x261x_ta_02.c	Timer_A, Toggle P1.0, CCR0 Up Mode ISR, DCO SMCLK
msp430x261x_ta_03.c	Timer_A, Toggle P1.0, Overflow ISR, DCO SMCLK
msp430x261x_ta_04.c	Timer_A, Toggle P1.0, Overflow ISR, 32kHz ACLK
msp430x261x_ta_05.c	Timer_A, Toggle P1.0, CCR0 Up Mode ISR, 32kHz ACLK
msp430x261x_ta_08.c	Timer_A, Toggle P1.0,P1.2 & P2.0 Cont. Mode ISR, 32kHz ACLK
msp430x261x_ta_11.c	Timer_A, Toggle P1.1/TA0, Up Mode, 32kHz ACLK
msp430x261x_ta_13.c	Timer_A, Toggle P1.1/TA0, Up/Down Mode, DCO SMCLK
msp430x261x_ta_14.c	Timer_A, Toggle P1.1/TA0, Up/Down Mode, 32kHz ACLK
msp430x261x_ta_16.c	Timer_A, PWM TA1-2 Up Mode, DCO SMCLK
msp430x261x_ta_17.c	Timer_A, PWM TA1-2, Up Mode, 32kHz ACLK

	,
msp430x261x_ta_19.c	Timer_A, PWM TA1-2, Up/Down Mode, DCO SMCLK
msp430x261x_ta_20.c	Timer_A, PWM TA1-2, Up/Down Mode, 32kHz ACLK
msp430x261x_tb_01.c	Timer_B, Toggle P1.0, CCR0 Cont. Mode ISR, DCO SMCLK
msp430x261x_tb_02.c	Timer_B, Toggle P1.0, CCR0 Up Mode ISR, DCO SMCLK
msp430x261x_tb_03.c	Timer_B, Toggle P1.0, Overflow ISR, DCO SMCLK
msp430x261x_tb_04.c	Timer_B, Toggle P1.0, Overflow ISR, 32kHz ACLK
msp430x261x_tb_05.c	Timer_B, Toggle P1.0, CCR0 Up Mode ISR, 32kHz ACLK
msp430x261x_tb_07.c	Timer_B, PWM TB1-6, Up Mode, 32kHz ACLK
msp430x261x_uscia0_irda_01.c	USCI_A0 IrDA External Loopback Test, 8MHz SMCLK
msp430x261x_uscia0_spi_09.c	USCI_A0, SPI 3-Wire Master Incremented Data
msp430x261x_uscia0_spi_10.c	USCI_A0, SPI 3-Wire Slave Data Echo
msp430x261x_uscia0_uart_01.c	UUSCI_A0, 115200 UART Echo ISR, DCO SMCLK
msp430x261x_uscia0_uart_03.c	USCI_A0, Ultra-Low Pwr UART 9600 Echo ISR, 32kHz ACLK
msp430x261x_uscia0_uart_04.c	UUSCI_A0, 9600 UART, SMCLK, LPM0, Echo with over-sampling
msp430x261x_uscia1_uart_02.c	USCI_A1, Ultra-Low Pwr UART 2400 Echo ISR, 32kHz ACLK
msp430x261x_uscib0_i2c_04.c	USCI_B0 I2C Master RX single bytes from MSP430 Slave
msp430x261x_uscib0_i2c_05.c	USCI_B0 I2C Slave TX single bytes to MSP430 Master
msp430x261x_uscib0_i2c_06.c	USCI_B0 I2C Master TX single bytes to MSP430 Slave
msp430x261x_uscib0_i2c_07.c	USCI_B0 I2C Slave RX single bytes from MSP430 Master
msp430x261x_uscib0_i2c_08.c	USCI_B0 I2C Master TX multiple bytes to MSP430 Slave
msp430x261x_uscib0_i2c_09.c	USCI_B0 I2C Slave RX multiple bytes from MSP430 Master
msp430x261x_uscib0_i2c_10.c	USCI_B0 I2C Master RX multiple bytes from MSP430 Slave
msp430x261x_uscib0_i2c_11.c	USCI_B0 I2C Slave TX multiple bytes to MSP430 Master
msp430x261x_uscib0_spi_09.c	USCI_B0, SPI 3-Wire Master Incremented Data
msp430x261x_uscib0_spi_10.c	USCI_B0, SPI 3-Wire Slave Data Echo
msp430x261x_vlo_capture.c	Basic Clock, VLO-Driven Timer with VLO Compensation
msp430x261x_wdt_01.c	WDT, Toggle P1.0, Interval Overflow ISR, DCO SMCLK
msp430x261x_wdt_02.c	WDT, Toggle P1.0, Interval Overflow ISR, 32kHz ACLK
msp430x261x_wdt_04.c	WDT+ Failsafe Clock, WDT mode, DCO SMCLK
msp430x261x_wdt_05.c	Reset on Invalid Address fetch, Toggle P1.0
msp430x261x_wdt_06.c	WDT+ Failsafe Clock, 32kHz ACLK
msp430x261x_adc12_11.c	ADC12, Single Channel Extended Sample, TA1 Trigger
msp430x261x_uscib0_i2c_16.c	USCI_B0 to USCI_B1 I2C RX and TX single bytes

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated