

TAS5705EVM2 : STEREO DIGITAL INPUT AMPLIFIER WITH EQ and DRC

This manual describes the operation of the TAS5705EVM2 to evaluate the performance of the TAS5705. This main contents of this document are:

- Details on how to properly connect a TAS5705 Evaluation Module (TAS5705EVM2) and the details of the EVM.
- Details on how to install and use the GUI to program the TAS5705.
- Details on how to use the audio processing features like EQ and DRC.
- Quick-Start Guide for the common modes in which TAS5705EVM2 can be used

Contents

	1	Overview							
		1.1	TAS5705EVM2 and MC57xxPSIA Features	2					
	2	Installation							
		2.1	EVM Installation	Ę					
		2.2	Software Installation						
	3	Using the EVM Software							
		3.1	Connect the GUI to the EVM	9					
		3.2	I2C Memory Tool						
		3.3	Volume Function	10					
		3.4	Biquad GUI						
		3.5	DRC GUI						
		3.6	Disable Biquads						
	4	705EVM2 Quick-Start Setup Guide							
	5	•	ers and Control Utilities on MC57xxPSIA board						
		5.1	RCA/OPTICAL Jumpers						
		5.2	Switches	7					
		5.3	LED Indicators						
	6		Layouts, Bill of Materials, and Schematic						
		6.1	TAS5705EVM2 and MC57xxPSIA Board Layouts						
		6.2	Bill of Materials						
	_	6.3	Schematic						
	7		-Start Setup Guide						
	•	7.1	2 X BTL BD (Default: BD mode)						
	Append		2 X BTL BD (Default: BD mode)						
	Appen		2 X BTL AD (Default: AD mode)						
	Appen		BD 2.1 Using External SUB						
	Appen	dix D	AD 2.1 Using External SUB	23					
			List of Figures						
	1	TAS57	705EVM2 Printed-Circuit Board	3					
	2		Complete System and EVM Signal Path Overview						
	3	Gener	neral Connection Picture						
	4	Conne	onnecting TAS5705EVM2 to MC57xxPSIA6						
	5		raphical User Interface Initial Window						
			of Texas Instruments.						
I ^c C is a	a tradem	ark of P	hilips Corporation.						



Overview www.ti.com 6 7 8 Selecting Biquad GUI 10 9 10 11 12 13 14 15 **List of Tables** 1 2

1 Overview

The TAS5705 evaluation module (TAS5705EVM2) demonstrates the TAS5705 device from Texas Instruments.

The TAS5705 combines a high-performance PWM processor with a class-D audio power amplifier. This EVM can be configured with two bridge-tied loads (BTL) (2.0). When operated with an external subwoofer power stage such as the TAS5601EVM4. TAS5705 supports two bridge-tied channels plus a bridge-tied subwoofer using an external TAS5601amplifier.For detailed information about the TAS5705 device, review the device data sheet, document number <u>SLOS606</u>. Pulse Width Modulator (PWM) is based on TI's Equibit™ technology. Review the board schematic and TAS5601EVM4 documents.

The EVM software with its graphic user interface facilitates evaluation by providing access to the TAS5705 registers through a USB port. Refer to the *Using the EVM Software* section for further details.



www.ti.com Overview




Figure 1. TAS5705EVM2 Printed-Circuit Board

The TAS5705EVM2, together with other TI components on this board, is a complete 2.1-channel digital audio amplifier system. The MC57XXPSIA Controller board includes a USB interface, a digital input (SPDIF), analog inputs via the ADC (PCM1808), power inputs and other features like a mute function and power down.



Overview www.ti.com




Figure 2. Complete System and EVM Signal Path Overview

1.1 TAS5705EVM2 and MC57xxPSIA Features

- Channel evaluation module design.
- Self-contained protection systems and control pins
- **USB** interface
- Standard I²S data input using optical or coaxial inputs
- Analog input through analog to digital converter
- Subwoofer connection—the PWM terminal provides the PWM signal and power to an external subwoofer board
- Double-sided plated-through PCB, 1-oz copper
- Access to control signal gain and data format through EVM-software graphic user interface (GUI)



www.ti.com Installation

2 Installation

This section describes the EVM and software installation.

2.1 EVM Installation




Figure 3. General Connection Picture

The following are the basic tools for the initial EVM power up.

- 5-V, 1-A power supply (VIN)
- 8–24-V, 4-A power supply (PVCC)
- Banana-style test leads for power supplies and speakers
- Optical or coaxial cable for SPDIF interface based on signal source
- USB cable
- EVM software
- Two 8-Ω speakers or loads

The following sections describe the TAS5705EVM2 board in regards to power supply (PSU) and system interfaces.

2.1.1 Connecting the TAS5705EVM2 to MC57xxPSIA

On the right side of the MC57xxPSIA is a terminal block and another on the left of the TAS5705EVM2 (labeled J1). Carefully place the MC57xxPSIA block above the TAS5705EVM2 block and gently push down.



Installation www.ti.com




Figure 4. Connecting TAS5705EVM2 to MC57xxPSIA

2.1.2 **PSU Interface**

The TAS5705EVM2 is powered by two power supplies connected to the MC57xx controller board: a 5-V power supply (VIN) and a 8-V to 24-V (PVDD) power supply. The 3.3-V level is generated on the board by a voltage regulator from the 5-V supply.

Note: The power-supply cable length must be minimized. Increasing the length of the PSU cable increases the distortion of the amplifier at high output levels and low frequencies

The maximum output-stage supply voltage depends on the speaker load resistance. Check the recommended maximum supply voltage in the TAS5705 data sheet.

Table 1. Recommended Power Supplies

Description	Voltage Limitations (8- Ω Load)	Current Recommendations		
System power supply	5 V	1 A		
Output power stage supply	8–24 V	4 A ⁽¹⁾		

The rated current corresponds to two channels, full scale.



www.ti.com Installation

2.1.3 Loudspeaker Connectors

CAUTION

All speaker outputs are biased at Vcc/2 and may not be connected to ground (e.g., through an oscilloscope ground).

Loudspeaker connections vary by device setup. Consult the quick-start guide ()Section 4 for more details. However, the following is a general guideline:

When connecting a speaker in BTL mode, connect the speaker's two terminals (L+ and L-) and (R+ and R-) across two outputs on the TAS5705EVM2.

2.1.4 USB Interface

The TAS5705 registers are accessed through I²C[™] bus lines SDA and SCL. The USB circuit and USB connector on the MC57xxPSIA board facilitates the connection between a host computer and the device. The EVM USB circuit is powered by the 5-V USB line of the host PC and is independent of the power supplies available on the board. The USB device that is used is a TAS1020B from Texas Instruments.

2.1.5 Digital Audio Interface SPDIF (RCA/OPTO)

The Digital Audio Interface accepts digital audio data using the I²S protocol. See the TAS5705 data sheet (SLOS549) for more information.

The RCA connector and the OPTO connector are the two SPDIF interfaces on the MC57xxPSIA board. The switch S3 toggles between the OPTO and RCA connector to accommodate the signal source. When the RCA cable or optical cable is connected and the signal source is powered up, verify that the SPDIF lock indicator (blue LED5) illuminates, confirming that a viable signal is available to the device. Install a jumper on JP4 across the middle pin and the pin marked SPDIF to connect the digital source to SDIN1.Install jumper on JP5 to connect the digital source to SDIN2.

For detailed information on how the data and clocks are provided to the TAS5705, see the schematic appearing at the end of this document and the DIR9001 device data sheet (<u>SLES198</u>).

2.1.6 ADC Interface

In the absence of a digital signal source, the PCM1808 ADC can be used to convert an analog audio signal to a digital signal to the TAS5705. The DIR9001 still provides clock signals to the ADC in this process. The DIR9001 oscillator frequency (Y2) determines the sampling frequency in the absence of a digital signal. If the OSC frequency is 24 MHz, the sampling frequency is set at 96 kHz; if the OSC is set at 12 MHz, the sampling frequency defaults to 48 kHz when no signal is on the SPDIF input terminals. A 12-MHz crystal is installed on the MC57xxPSIA board. The ADC is an additional feature of this board to provide flexibility in sourcing an audio signal to the TAS5705. Review the PCM1808 data sheet (SLES177) for a detailed description of the ADC on this EVM. Install the jumper on JP4 across the middle pin and the pin marked ADC to select ADC as the source for SDIN1.Do the same for JP5 to select the ADC as the source for SDIN2.

2.1.7 Board Power-Up General Guidelines

Connect the MC-57xx and the TAS5705EVM2boards by locating pin 1 on each board, indicated by a small white triangle. The MC-57xx plugs down onto the TAS5705EVM2 board (i.e., the TAS5705EVM2 board fits underneath the MC57xxPSIA board). Pin 1 on each board must be connected to each other.

Install the EVM software on the PC before powering up the board. After connecting the loudspeakers or other loads, power supplies, and the data line, power up the 5-V power supply first; then power up the PVDD power supply. It is recommended initially to set the PVDD level to 10 V, then ramp it up to 20 V to verify cable connections.



Installation www.ti.com

2.2 Software Installation

Download the TAS570X GDE from the TI Web site, which always has the latest release of the GUI. Check versions for any updates to the GUI on the TI Web site.

Execute the GUI install program, Setup_TAS570X_version_number.exe

Once the program is installed, the program group and shortcut icon is created in Start \rightarrow Program \rightarrow Texas Instruments Inc \rightarrow TAS570X GDE.

THE GUI come ups as shown in Figure 5.

Select the appropriate tab; in this case, select the TAS5705/TAS5706 tab.

It has two subwindows. One shows the Process Flow window. From the Process Flow window, each of the signal processing function tools can be selected by clicking on it. The Biquad GUI and the DRC GUI can be opened by using the right button of the mouse. This window also shows input select, Mode select, Channel, and Master Volume. All functions are shown in the order that they are in the device.

The other subwindow, Properties window, has the properties where a user can update by selecting from the available options. The properties that are available depends on the device selected. From the main window, the user must set three properties before connecting to the EVM.

Select the device, Enable/Disable auto bank switch function and set the sample rate. The TAS5705 automatically detects sample rates. The setting here is simply to synchronize the GUI and the device.




Figure 5. Graphical User Interface Initial Window



3 Using the EVM Software

3.1 Connect the GUI to the EVM

Once the properties window selections have been made, go to the menu Target → Connect.

This sends the initialization commands to the device. Master volume is in mute. Select the master volume function. Type the required volume in the properties window. For TAS5705, type –12 dB. For TAS5705, type 0 dB. The difference is due the power stage gain in both devices. At this time, audio, if connected properly, plays through the device. Check All channel shutdown button. It must be un-checked. When the Connect command is issued, if an error appears that indicates a USB problem. Check the connections and press USB RESET button on the controller board. Then disconnect and re-connect from the Target menu.

3.2 I2C Memory Tool

This tool can be opened from GDE (Tools \rightarrow I2C Memory Tool) or independent of GDE from Start \rightarrow Program \rightarrow Texas Instruments Inc \rightarrow Memory Tool

Select I2C as show in Figure 6.




Figure 6. Memory Tool Window

I2C registers can be written or read using this tool. I2C command file can be sent by selecting the command file and *Execute* command.



3.3 **Volume Function**

Individual and Master volume can be selected, and the required volume value can be entered by typing on the property Window after selecting the function with the mouse (see Figure 7).




Figure 7. Volume Control

3.4 **Biquad GUI**

Using the right button of mouse, select Biquad GUI (Figure 8).




Figure 8. Selecting Biquad GUI






Figure 9. Filter Creation Tool Window

Check mark selects the Biquad. If not selected, the Biquad is in ALL PASS Mode.

Frequency response for the current settings can be viewed and adjusted in **Frequency Response Window** Tab (Figure 9). Individual Biquad Gains must be within ± 12 db.

Apply from the filter data window sends all the three banks of coefficients (providing auto bank is enabled).

3.5 DRC GUI

Clicking on the function selects DRC GUI (Figure 10). Click on the DRC function, and check to see if DRC is enabled in the property window.




Figure 10. DRC Parameters

Using the EVM Software www.ti.com

Next, using the right button of the mouse, select Activate DRC GUI (Figure 11).




Figure 11. Activating the DRC GUI

Set the compression ratio to a value between 1 and 50.

The **offset** has a range of ± 6 dB. A value of 0 is illegal. If no offset is required, set the offset to 0. Offset is generally not required in a DRC application because is just provides a gain.

Threshold is selected with a value of 0 to -72 dB.




Figure 12. Time Constants Button

Time constants: Select the time constants to adjust the energy, attack, and decay filters (Figure 12).



3.6 Disable Biquads

The Biquads on channel1 and channel2 can be disabled from the GUI (Figure 13). Ensure that this is properly enabled before using Biquad GUI. Otherwise, changes on the GUI do not appear on the device output because the biquads (channel1 and channel2) are bypassed.




Figure 13. Disabling the Biquads

4 TAS5705EVM2 Quick-Start Setup Guide

This section discusses the five most common configurations of the TAS5705EVM2, and how to enable the headphone mode. For faster setup, you can load the I²C initialization script of each configuration from the CD. Directions for loading initialization scripts follow this section.

Common Configurations:

Corresponding I²C script

2 × BTL BD Mode TAS5705_BD_2xBTL.ini
 2 × BTL AD Mode TAS5705_AD_2XBTL.ini

See Section 7 for details on how to set up each of these modes.

Note:

AD : AD Modulation
BD : BD Modulation
BTL : Bridge-Tied Load



5 Jumpers and Control Utilities on MC57xxPSIA board

5.1 RCA/OPTICAL Jumpers

Select the jumper to reflect the source whether it is RCA or OPTICAL.

5.2 **Switches**

Reset is an active-low function. Pressing the master reset switch (S2) resets the TAS5705 resets device, USB RESET (S1) reset the USB bus, PDNZ(S4) power down TAS5705 and MUTE(S5) mutes (volume mute) TAS5705.

LED Indicators 5.3

LED1: USB Power connector installed at J1

LED2: 3.3V Power is valid LED3: RCA connection made LED4: Optical connection made LED5: SPDIF signal locked

LED6: FAULT (Not used with TAS5705EVM2)

LED7: PDN switch (S4) is depressed LED8: MUTE switch (S5) is depressed



6 Board Layouts, Bill of Materials, and Schematic

6.1 TAS5705EVM2 and MC57xxPSIA Board Layouts




Figure 14. TAS5705EVM2 Top Assembly




Figure 15. MC57xxPSIA Top Assembly



6.2 Bill of Materials

Table 2. Bill of Materials for TAS5705EVM2

TI SEMICONDUCTORS													
Item	Description	Ref Des	Qty	MFG	MFG:Part No.	Vendor	Vendor: Part No.	Alt. Part No.					
1	Modulator/HBRIDGE TQFP64-PAP	U1	1	Texas Instruments	TAS5705PAP	Texas Instruments	TAS5705PAP	No Alt. Part Num					
				CAPACITO	DRS								
2	CAP 4700PFD 50V CERM 0603 X7R	C10, C13	2	Panasonic	ECJ-1VB1H472K	Digi-Key	PCC1780TR	PCC1780CT					
3	CAP 0.01UFD 25V CERM 0603 X7R	C35-C38	4	Panasonic	ECJ-1VB1E103K	Digi-Key	PCC1763TR	PCC1763CT					
4	CAP 0.33UFD 50V CERM 0603 X7R	C16-C19	4	Panasonic	ECJ-1VB1H333K	Digi-Key	PCC2284TR	PCC2284CT					
5	CAP 0.047UFD 16V CERM 0603 X7R	C9, C11	2	Panasonic	ECJ-1VB1C473K	Digi-Key	PCC1758TR	PCC1758CT					
6	CAP 0.1UFD 16V CERM 0603 X7R	C2, C4, C6, C8, C15	5	Panasonic	ECJ-1VB1C104K	Digi-Key	PCC1762TR	PCC1762CT					
7	CAP 0.1UFD 50V CERM 0603 X7R	C3, C14, C24, C32	4	Murata	GRM188R71H104KA93D	Digi-Key	490-1519-2	490-1519-1					
8	CAP 1.0UFD 25V CERM 0603 X5R ROHS	C21, C39	2	Taiyo Yuden	TMK107BJ105KA-T	Digi-Key	587-1248-2	587-1248-1					
9	CAP 4.7UFD 6.3V CERM 0603 X5R	C5	1	TDK Corp.	C1608X5R0J475M	Digi-Key	445-1417-2	445-1417-1					
10	CAP 1.0UFD 63V METAL POLYESTER FILM MKT	C22, C23, C25, C26	4	EPCOS	B32529C105J	Digi-Key	495-1119	No Alt. Part Num					
11	CAP 10UFD 16V ALUM ELEC SMD VSA	C1, C7	2	Panasonic	ECE-V1CS100SR	Digi-Key	PCE3061TR	PCE3061CT					
12	CAP 220UFD 35V ALUM ELEC M-Series	C20, C30	2	Panasonic	ECA-1VM221BJ6	Digi-Key	P10419TB	No Alt. Part Num					
				RESISTO	RS								
13	RES 0.0 Ω 1/16W 5% SMD 0603	R6	1	Panasonic	ERJ-3GEY0R00V	Digi-Key	P0.0GTR	P0.0GCT					
14	RES 3.3 Ω 1/16W 5% SMD 0603	R7, R12, R13, R14	4	Yageo	9C06031A3R30JLHFT	Digi-Key	311-3.3GTR	311-3.3GCT					
15	RES 470 Ω 1/10W 5% SMD 0603	R5, R8	2	Panasonic	ERJ-3GEYJ471V	Digi-Key	P470GTR	P470GCT					
16	RES 10 kΩ 1/16W 5% SMD 0603	R1, R3, R4	3	Panasonic	9C06031A1002JLHFT	Digi-Key	311-10KGTR	311-10KGCT					
17	RES 18.2 kΩ 1/10W 1% SMD 0603	R2	1	Yageo	9C06031A1822FKHFT	Digi-Key	311-18.2KHTR	311-18.2KHCT					
18	RES 22.1 kΩ 1/16W 1% SMD 0603	R9	1	Panasonic	ERJ-3EKF2212V	Digi-Key	P22.1KHTR	P22.1KHCT					
				INDUCTO	RS								
19	INDUCTOR, SERIES 11RHBP, 22UH	L1-L4	4	Toko America	A7503AY-220M	Toko America	A7503AY-220M	No Alt. Part Num					
				HEADER	ls .								
20	Header, 1 Pin Male, PCB Straight Gold ROHS	LM, LP, RM, RP	4	Sullins	PBC01SAAN	Digi-Key	S1011E-01	No Alt. Part Num					
21	Header, 2X9 Pin Male, PCB Straight Gold ROHS	J1	1	Sullins	PBC02DAAN	Digi-Key	S2011E-09	No Alt. Part Num					
	1	1	ST	ANDOFFS AND	HARDWARE	L		1					
22	Standoff 4–40 Threaded M/F 0.50 in. ALUM-HEX	HW1-HW4	4	Keystone Electronics	8401	Digi-Key	8401K	No Alt. Part Num					
23	Hex Nut, 4-40, Zinc/Steel	HW1–HW4	4	Building Fasteners	HNZ440	Digi-Key	H216	No Alt. Part Num					



6.3 Schematic

The schematic for TAS5705EVM2 and MC57xxPSIA are located at the end of this document.

7 Quick-Start Setup Guide

This section discusses the five most common configurations of the TAS5705EVM2, and how to enable the Headphone mode.

Common Configurations:

1. $2 \times BTL BD$


2. 2 × BTL AD Mode

Corresponding I²C Script

TAS5705_BD_2xBTL.ini TAS5705_AD_2xBTL.ini

Before you begin:


- Follow all steps in the EVM Installation section (Section 2.1).
- Click on GUI background, and in the Properties sidebar, set Device to TAS5705:






2 X BTL BD (Default: BD mode)


1. Set up the hardware as shown in the following illustration. Ensure that all the four jumpers (JP1-JP4) are plugged in. This provides you with BTL output configurations for both left and right channels.



- 2. Go to Appendix A of this document, and save the script as NAME.ini. (OR use the corresponding script from the CD or TI Web site). The format for the config file can be .ini or .CFG
- 3. Connect to the device: Target > Connect.




4. Go to Tools > I²C Memory Tools.






www.ti.com Quick-Start Setup Guide

5. Click on the I²C tab, and upload the saved configuration script NAME.ini into the I²C command File window. Click Execute.



6. Finally uncheck the **shutdown** box to bring the device out of Shutdown mode, and adjust the **Master Volume** as desired.



USB INTERFACE ENGINEERING EVALUATION ONLY USB BOOT EPROM 3.3V-USB -√3.3V-USB TO EVM BOARD -(SCL) SCL)— SDA> -(SDA) SDA 24LC64 R8 4.7K R9 4.7K C10 (A0 IN DEFAULT) 27pfd/50V Y1 = 6.000MHz C11 27pfd/50V C12 100pfd/50V C13 R11 3.09K 3.3V-USB AVSS-USB TAS1020BPFB USB I/O R4 --////-1.50K -(SCL)-(SDA) **₩** GND S: **USB RESET** GND_USBIN MRESET 3.3V-USB FB2 ← GND TPS77533D DECOUPLING VCC-USB U1-8 U3-8 U3-21 U3-33 3.3V-USB 0.1ufd/50V C7 0.1ufd/50V C8 C8 0.1ufd/50V R7 ^^^ 0.0 3.3V-USB Green Green 85 392 392



CX PROJECT: EVM CONTROLLER BOARD

Design Team: YONG GWAN KIM


 Schematic Rev:
 NC
 Mod:
 NC
 PCB Rev:
 NC
 Sheet
 1 of 5

 Save Date:
 MAY 29, 2008
 Print Date
 Thu May 29, 2008

Save Date: MAY 29, 2008 Filename: MC57xxPSIA.sch Drawn By: LDN SPDIF RECEIVER **ENGINEERING EVALUATION ONLY** SCKO R28 47 **SPDIF** +3.3V U5 +3.3V --/√/ 7.50K R32 **SPDIF INPUT** LOCK 1 AUDIO CKSEL 28 -/\/ 100 LED5 C15 INV2 2 FSOUTØ R15 R38 +3.3V C18 Q3 RCA(•) 2 0.047ufd/16V Blue 0.047urd/16V R34 0.0 +3.3V R13 74AHC1GU04 FMT1 +3.3V 5 Vdd R20 GND 2.00K FMT0 74AHC1GU04 Vcc 24 3.3V-SPDIF GND ▽ OPTO AGND—SPDIF **♥** GND GND ▽ DATA FORMAT FMT1 FMT0 C23 R23 R26 24Bit/MSB/I2S +3.3V Н OPTO-IN 470 ŏ.ŏ 33pfd/50V Y2 12.288MHz RXIN 20 RXIN TORX147LFT C24 +3.3V **RCA INPUT** 33pfd/50V (LOW) **SPDIF** +3.3V PSCKØ EMPH 17 GND **INPUT** -^^^ 357 UOUT 16 **SELECT** ____ S3 AGND-SPDIF PSCK1 COUT 15 LED4 TO PSCK1 1-2: OPTO INPUT DIR9001PW ADC √+3.3V √/\^ 357 Q2_m 2-3: RCA INPUT Green MCLK) DOUT) R29 VV 47 **OPTO INPUT** DOUT-SPDIF DOUT-SPDIF JP1 IN: SCKO = 512 Fs BCKO R31 47

LRCKO R31 (HIGH) JP1 OUT: SCKO = 256 Fs (DEFAULT) SCLK SCLK LRCLK LRCLK TO RXIN **EVM BOARD** MCLK) DOUT-SPDIF GND

SN74LVC2G157DCT SCLK LRCLK MASTER RESET RST +3.3V RST GND TPS3825-33DBVT TO EVM BOARD +3.3V SPDIF DECOUPLING TO SPDIF TO ADC 3 5 0.0 3.3V-SPDIF C29 0.1ufd/16V C30 0.1ufd/16V +3.3V **5V POWER INPUT** C31)+ 10ufd/16 C32 C32 0.1ufd/1 TO ADC 3.3V@1A U4-5 INV1-5 INV2-5 MUX-5 R37 Red(-) +3.3V C22)+ 10ufd/16V C48 (C48)+ 10ufd/16V 0.1ufd/16V C46 0.1ufd/16V C47 || |0.1ufd/16V C45 0.1ufd/16V C14 ||+ 47ufd/16V C16 Uf' LED2 R22 --/\/\ 249K GND ▽ Black () GND ψ GND TPS76733QD R16 **♥** GND CX PROJECT: EVM CONTROLLER BOARD **⇔** GND **TEXAS** Design Team: YONG GWAN KIM GND ▽ Schematic Rev: NC | Mod: NC | PCB Rev: NC | Sheet 2 of 5 INSTRUMENTS Print Date Thu May 29, 2008 Save Date: MAY 29, 2008 Filename: MC57xxPSIA.sch





Appendix A www.ti.com

Appendix A 2 X BTL BD (Default: BD mode)

```
01
     1B
           00
                Oscillator Trim
01
     03
           A0
                System Control Register 1
01
     04
           05
                Serial Data Interface Register
01
     06
           00
                Soft Mute Register
01
     07
           00
                Master Volume Register (0xFF = Mute)
                Channel 1 Volume
01
     08
           30
01
     09
           30
                Channel 2 Volume
01
     0A
           30
                Channel 3 Volume
01
     0B
           30
                Channel 4 Volume
01
     0C
           30
                Channel 5 Volume
01
     0D
           30
                Channel 6 Volume
01
     0E
           91
                Micro Register
01
     10
           02
                Modulation Limit
01
     19
           30
                Shutdown Group Resister
01
     1A
           0Α
                Split Capacitor Charge Period
01
     1C
                Back-end Error Register
00
     01
          (Below) Input Mux Register
02
     20
           00
               89
                       77
00
     01
          (Below) Downmix Register
02
     21
               00
                       42
          (Below) AM Mode Register
00
     01
02
     22
           00
               00
                       00
                            00
00
     01
          (Below) Biquad1 Coeff
02
     23
                80
                       00
                                        00
                                                    00
                                                          00
                                                                     00
                                                                           00
                                                                                 00
                                                                                      00
                                                                                                  00
                                                                                                        00
                                                                                                              00
                                                                                                                   00
                                                                                                                         00
                            00
                                  00
                                              00
00
     01
          (Below) Biguad2 Coeff
02
     24
                       00
                            00
                                  00
                                        00
                                             00
                                                   00
                                                         00
                                                               00
                                                                     00
                                                                           00
                                                                                 00
                                                                                      00
                                                                                            00
                                                                                                  00
                                                                                                        00
                                                                                                              00
                                                                                                                   00
                                                                                                                         00
00
     01
          (Below) PWM Output MUX Register (Note: Writes to this register affect Inter-Channel Delay)
02
     25
           01
               02
                       13
                            45
00
     01
          (Below) 1/G
02
     26
           00
                80
                       00
                            00
00
     01
          (Below) Scale = 1/(1-1/G)
02
     28
           00
                       00
                            00
01
     11
           B8
                Inter-Channel Delay Channel 1
01
     12
           60
                Inter-Channel Delay Channel 2
01
     13
           Α0
                Inter-Channel Delay Channel 3
01
     14
           48
                Inter-Channel Delay Channel 4
01
     15
           F4
                Inter-Channel Delay Channel 5
01
     16
           0C
                Inter-Channel Delay Channel 6
01
     17
           00
                Offset Register (Absolute Delay)
01
     05
                System Control Register 2 (active)
```



www.ti.com Appendix B

Appendix B 2 X BTL AD (Default: AD mode)

```
01
     1B
           00
                Oscillator Trim
01
     03
           A0
                System Control Register 1
01
     04
           05
                Serial Data Interface Register
01
     06
           00
                Soft Mute Register
01
     07
           00
                Master Volume Register (0xFF = Mute)
                Channel 1 Volume
01
     08
           30
01
     09
           30
                Channel 2 Volume
01
     0A
           30
                Channel 3 Volume
01
     0B
           30
                Channel 4 Volume
01
     0C
           30
                Channel 5 Volume
01
     0D
           30
                Channel 6 Volume
01
     0E
           91
                Micro Register
01
     10
           02
                Modulation Limit
01
     19
           30
                Shutdown Group Resister
01
     1A
           0F
                Split Capacitor Charge Period
01
     1C
                Back-end Error Register
00
     01
          (Below) Input Mux Register
02
     20
           00
               01
                       77
00
     01
          (Below) Downmix Register
02
     21
               00
          (Below) AM Mode Register
00
     01
02
     22
           00
               00
                       00
                            00
00
     01
          (Below) Biquad1 Coeff
02
     23
                80
                       00
                                                    00
                                                          00
                                                                           00
                                                                                 00
                                                                                                  00
                                                                                                                   00
                                                                                                                         00
                            00
                                  00
                                        00
                                              00
                                                                     00
                                                                                      00
                                                                                                        00
                                                                                                              00
00
     01
          (Below) Biguad2 Coeff
02
     24
                       00
                            00
                                  00
                                        00
                                             00
                                                   00
                                                         00
                                                               00
                                                                     00
                                                                           00
                                                                                 00
                                                                                      00
                                                                                            00
                                                                                                  00
                                                                                                        00
                                                                                                              00
                                                                                                                   00
                                                                                                                         00
00
     01
          (Below) PWM Output MUX Register (Note: Writes to this register affect Inter-Channel Delay)
02
     25
           01
               02
                       13
                            45
00
     01
          (Below) 1/G
02
     26
           00
                80
                       00
                            00
00
     01
          (Below) Scale = 1/(1-1/G)
02
     28
           00
                       00
                            00
01
     11
           AC
                Inter-Channel Delay Channel 1
01
     12
           54
                Inter-Channel Delay Channel 2
01
     13
           AC
                Inter-Channel Delay Channel 3
01
     14
           54
                Inter-Channel Delay Channel 4
01
     15
           00
                Inter-Channel Delay Channel 5
01
     16
           00
                Inter-Channel Delay Channel 6
01
     17
           00
                Offset Register (Absolute Delay)
01
     05
                System Control Register 2 (active)
```



Appendix C www.ti.com

Appendix C BD 2.1 Using External SUB

```
01
     1B
           00
                Oscillator Trim
01
     03
           A0
                System Control Register 1
01
     04
           05
                Serial Data Interface Register
01
     06
           00
                Soft Mute Register
01
     07
           00
                Master Volume Register (0xFF = Mute)
01
     08
           30
                Channel 1 Volume
01
     09
           30
                Channel 2 Volume
01
     0A
           30
                Channel 3 Volume
01
     0B
           30
                Channel 4 Volume
01
     0C
           30
                Channel 5 Volume
01
     0D
           30
                Channel 6 Volume
01
     0E
           91
                Micro Register
01
     10
           02
                Modulation Limit
01
     19
           00
                Shutdown Group Resister
01
     1A
           0Α
                Split Capacitor Charge Period
01
     1C
                Back-end Error Register
00
     01
          (Below) Input Mux Register
02
     20
           00
                 89
                      77
00
     01
          (Below) Downmix Register
02
     21
           00
                 00
                       40
00
     01
          (Below) AM Mode Register
02
     22
           00
                 00
                       00
                             00
00
     01
          (Below) Biquad1 Coeff
02
     23
           00
                 80
                       00
                                        00
                                                    00
                                                          00
                                                                     00
                                                                           00
                                                                                 00
                                                                                       00
                                                                                                   00
                                                                                                        00
                                                                                                              00
                                                                                                                    00
                                                                                                                          00
                             00
                                  00
                                              00
00
     01
          (Below) Biguad2 Coeff
02
     24
                       00
                                  00
                                        00
                                              00
                                                    00
                                                          00
                                                               00
                                                                     00
                                                                           00
                                                                                 00
                                                                                       00
                                                                                             00
                                                                                                  00
                                                                                                        00
                                                                                                              00
                                                                                                                    00
                                                                                                                          00
00
     01
          (Below) PWM Output MUX Register (Note: Writes to this register affect Inter-Channel Delay)
02
     25
           01
                 02
                       13
                             45
00
     01
          (Below) 1/G
02
     26
           00
                 80
                       00
                             00
00
     01
          (Below) Scale = 1/(1-1/G)
02
     28
           00
                       00
                            00
01
     11
           B8
                Inter-Channel Delay Channel 1
01
     12
           60
                Inter-Channel Delay Channel 2
01
     13
           Α0
                Inter-Channel Delay Channel 3
01
     14
           48
                Inter-Channel Delay Channel 4
01
     15
           F4
                Inter-Channel Delay Channel 5
01
     16
           0C
                Inter-Channel Delay Channel 6
01
     17
           00
                Offset Register (Absolute Delay)
01
     05
                System Control Register 2 (active)
```



www.ti.com Appendix D

Appendix D AD 2.1 Using External SUB

```
01
     1B
           00
                Oscillator Trim
01
     03
           A0
                System Control Register 1
01
     04
           05
                Serial Data Interface Register
01
     06
           00
                Soft Mute Register
01
     07
           00
                Master Volume Register (0xFF = Mute)
01
     08
           30
                Channel 1 Volume
01
     09
           30
                Channel 2 Volume
01
     0A
           30
                Channel 3 Volume
01
     0B
           30
                Channel 4 Volume
01
     0C
           30
                Channel 5 Volume
01
     0D
           30
                Channel 6 Volume
01
     0E
           91
                Micro Register
01
     10
           02
                Modulation Limit
01
     19
           00
                Shutdown Group Resister
01
     1A
           0F
                Split Capacitor Charge Period
01
     1C
                Back-end Error Register
00
     01
          (Below) Input Mux Register
02
     20
           00
               01
                       77
                            72
00
     01
          (Below) Downmix Register
02
     21
               00
                       40
00
     01
          (Below) AM Mode Register
02
     22
           00
               00
                       00
                            00
00
     01
          (Below) Biquad1 Coeff
02
     23
                80
                       00
                                        00
                                                    00
                                                          00
                                                                     00
                                                                           00
                                                                                 00
                                                                                      00
                                                                                                  00
                                                                                                              00
                                                                                                                   00
                                                                                                                         00
                            00
                                  00
                                              00
                                                                                                        00
00
     01
          (Below) Biguad2 Coeff
02
     24
                       00
                            00
                                  00
                                        00
                                             00
                                                   00
                                                         00
                                                               00
                                                                     00
                                                                           00
                                                                                 00
                                                                                      00
                                                                                            00
                                                                                                  00
                                                                                                        00
                                                                                                              00
                                                                                                                   00
                                                                                                                         00
00
     01
          (Below) PWM Output MUX Register (Note: Writes to this register affect Inter-Channel Delay)
02
     25
           01
               02
                       13
                            45
00
     01
          (Below) 1/G
02
     26
           00
                80
                       00
                            00
00
     01
          (Below) Scale = 1/(1-1/G)
02
     28
           00
                80
                       00
                            00
01
     11
           AC
                Inter-Channel Delay Channel 1
01
     12
           54
                Inter-Channel Delay Channel 2
01
     13
           AC
                Inter-Channel Delay Channel 3
01
     14
           54
                Inter-Channel Delay Channel 4
01
     15
           00
                Inter-Channel Delay Channel 5
01
     16
           00
                Inter-Channel Delay Channel 6
01
     17
           00
                Offset Register (Absolute Delay)
01
     05
                System Control Register 2 (active)
```



Appendix D www.ti.com

EVALUATION BOARD/KIT IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT**, **DEMONSTRATION**, **OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

FCC Warning

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT**, **DEMONSTRATION**, **OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of -0.5 V to 4.1 V and the output voltage range of 1 Vrms.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 85°C. The EVM is designed to operate properly with certain components above 85°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008-2009, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated