

Application Report SLUA416–November 2007

Designing the Digital Compensator for ^a UCD91xx-Based Digital Power Supply

Shamim Choudhury .. *PMP - Systems Power*

ABSTRACT

This application report discusses ^a UCD91xx-based digital controller design for ^a high-frequency dc-dc switching power supply. Starting with ^a dc-dc buck converter power stage and ^a given set of performance specifications, different control blocks and parameters, used as in the analog control design approach, are reviewed prior to the digital controller design. The control loop is then analyzed and the digital controller is designed using the well-known PID controller template. Design examples are provided and validated with test results from prototype converters.

Contents

List of Figures

1 Introduction

Digital control of switching power supplies is becoming more common in industry today. This technology is enabled by low-cost, high-performance digital PWM controllers with enhanced and integrated power conversion control peripherals such as high-speed error analog-to-digital converters (EADC), software-configurable digital voltage loop controllers or control law accelerators (CLA), and high-resolution digital pulse-width modulators (DPWM).

The UCD91xx family of digital pulse-width-modulation (PWM) controllers from Texas Instruments provides low-cost, high-performance digital control solutions for various types of power-supply applications. These digital PWM controllers are designed with various on-chip peripherals in order to implement high-bandwidth power supplies running at PWM frequencies of up to 1 MHz. These peripherals include ^a differential EADC with ^a 50-ns acquisition time; ^a CLA-based, digital PID compensator with two programmable coefficient lookup tables; ^a high-resolution, DPWM module with 175-ps duty-cycle resolution; and fault-counting, fast overcurrent protection.

Digital Control Implementation for DC-DC Converter

For other system management functions, the UCD91xx depends on its 4-MHz microcontroller core with an on-chip oscillator; an 8-channel, 10-bit ADC; 24 general-purpose input-output (GPIO) ports; and communications peripherals such as PMBus, SMBus, and UART. These peripherals provide power supply designers with the benefits of digital control and allow the implementation of low-cost, high-bandwidth, high-frequency power supplies. To accelerate digital power supply application development, ^a user-friendly, graphical user interface (GUI) is provided for power designers using the UCD91xx controllers. This GUI allows designers to configure easily the UCD91xx and its digital compensator in order to implement essential power supply features and, at the same time, to meet the desired dynamic performance. Although the GUI provides ^a simple way to configure the digital compensator, power supply engineers who are primarily familiar with analog control design may want to explore the digital control design method that is integrated into the GUI-based development platforms. This application report presents details of this design method and allows the designers to review and gain insight into the various steps involved in designing digital PID controllers.

Digital PWM controllers have just recently received serious consideration for controlling power supplies. Therefore, pertinent factors in the design of ^a power-supply control loop must be revisited prior to their implementation in the digital domain. Accurate representation of the control blocks and the associated control parameters is critical for analog designers in order for them to analyze the digital control design method using the well-known analog control design approach. This application report, therefore, describes ^a step-by-step digital control design and implementation of ^a high-frequency, dc-dc power converter using the UCD91xx digital PWM controllers. Starting with ^a dc-dc buck converter and ^a given set of performance specifications, this document discusses different control blocks and then specifies ^a suitable PID controller in the s-domain. Following this, the s-domain PID controller is discretized to ^a z-domain controller using well-known s-to-z domain-mapping techniques. This approach to the digital control design is commonly known as *design by emulation*. Finally, design examples are provided and verified by experimental results.

2 Digital Control Implementation for DC-DC Converter

[Figure](#page-2-0) 1 shows ^a simplified schematic of ^a digitally-controlled, dc-dc converter interfaced to ^a UCD91xx digital PWM controller. The dc-dc converter switching transistors are shown as Q1 and Q2. The input to the buck converter is V_{in} and its output is V_0 with a load resistance of R_L . The output filter inductor is L. In [Figure](#page-2-0) 1, R represents the equivalent dc resistance of the series combination of the inductor dc resistance and the on resistances of the switching transistors, Q1 and Q2. The output capacitors, C1 and C2, have ESRs denoted by R_{C1} and R_{C2} , respectively. The equivalent series inductance (ESL) values of the output capacitors are denoted as L_{C1} and L_{C2} , respectively. The UCD91xx PWM outputs drive the buck converter switching transistors through the gate-driver IC UCD7230.

Figure 1. UCD91xx-Based Digital Control of DC-DC Converter

The digital PWM controller measures the power-supply output voltage and implements the voltage-mode control loop of the power converter. The three essential elements in the UCD91xx PWM control loop are the EADC, the lookup-table-based digital PID controller (CLA), and the DPWM module. In Figure 1, the EADC, the CLA, and the DPWM module gains are indicated as K_{ead} , G_C , and K_{down} , respectively. G_{dly} represents the gain of the computation-delay block, which takes into account the effects of sampling and the computation delay in a digital control loop. The instantaneous output voltage V_o is conditioned by the voltage-sense circuit and then input to the UCD91xx via the EADC channel. The EADC measures the error voltage E, given by $E = V_{out} - V_{ref}$. In order to maintain the negative feedback, the sign of the error voltage must be reversed before implementing the control loop. This reversal is done by generating the appropriate sign of the error voltage E and storing the value in the CLA lookup table. For ^a positive error, +E (= V_{out} – V_{ref}), the UCD91xx CLA generates the control output by using the row of the lookup table that has the same error E with the opposite sign. The digitized error voltage –E is thus applied to the input of the CLA. The coefficients of the CLA are designed to make the scaled output voltage (V_{out}) track the reference (V_{ref}) and, at the same time, achieve the desired dynamic performance. The digitized output U of the CLA provides the duty-ratio command for the on-chip digital PWM module. The DPWM module finally generates the PWM signal for the buck regulator switching transistors, Q1 and Q2.

3 DC-DC Controller Design

The design approach for digital-controllers is known as *design by emulation* or the *digital redesign approach*. In this method, an analog controller is first designed in the continuous-time domain as if one were building ^a continuous-time control system. The analog controller is then converted to ^a discrete-time compensator by an approximation technique. [Figure](#page-3-0) 2 represents ^a simplified block diagram of the system in Figure 1. [Figure](#page-3-0) 2 shows all the components of this closed-loop control system in the s-domain.

Figure 2. DC-DC Converter Control-Loop Block Diagram in s-Domain

3.1 Power Stage Model GP(s)

For the buck converter shown in [Figure](#page-2-0) 1, the small signal output voltage to the PWM duty-ratio power-stage model (V_0/d) , in s-domain, is indicated as $G_P(s)$ in Figure 2. This power stage can be modeled with ^a single lumped output-filter capacitor branch or with multiple capacitor branches as shown in [Figure](#page-2-0) 1.

3.1.1 GP(s) with Lumped Output Capacitor C

For the lumped-capacitor branch, assume that C = C1 + C2, $R_C = R_{C1} \times R_{C2}/(R_{C1} + R_{C2})$ and $L_{C1} = L_{C2} = 0$, and then the power stage model is derived as

$$
G_{P}(s) = \frac{V_{in}(sR_{c}C+1)}{s^{2}LC \times \frac{R_{L}+R_{c}}{R_{L}}+s\left(R_{c}C \times \frac{R+R_{L}}{R_{L}}+\frac{L}{R_{L}}+RC\right)+\frac{R+R_{L}}{R_{L}}}
$$

$$
= V_{in} \times \frac{R_{L}}{R+R_{L}} \times \frac{(s/\omega_{ESR})+1}{(s^{2}/\omega_{0}^{2})+s/(Q\omega_{0})+1}
$$
(1)

where ω_{ESR} is the output capacitor ESR zero frequency in rad/s; ω_0 is the output LC filter cutoff frequency in rad/s; and R is the equivalent series resistance of the inductor dc resistance and the on-resistances of the converter switching transistors. The on-resistances are denoted as R_{ds1} and R_{ds2} for the switching transistors Q1 and Q2, respectively. Also, Q represents the combined Q factor of the LC filter and the output load. These parameters are derived as

$$
\omega_{ESR} = \frac{1}{R_{c}C}, \omega_{0} = \sqrt{\frac{R + R_{L}}{LC(R_{L} + R_{c})}}, \quad R = DCR + d \times R_{ds1} + (1 - d)R_{ds2}, \quad d = V_{o} / V_{in}
$$
\n
$$
Q = (Q_{LOAD} \times Q_{LOS}) / (Q_{LOAD} + Q_{LOS}) = \frac{1}{\omega_{0} \left(R_{c}C + \frac{L}{R + R_{L}} + \frac{RR_{L}C}{R + R_{L}}\right)},
$$
\n
$$
Q_{LOAD} = (R + R_{L}) \sqrt{\frac{C(R_{L} + R_{c})}{L(R + R_{L})}}, \qquad Q_{LOSS} = \frac{1}{R_{c} + RR_{L}/(R + R_{L})} \sqrt{\frac{L(R_{L} + R_{c})}{C(R + R_{L})}}
$$
\n(2)

For $R_{C}<< R_{L}$ and $R<< R_{L}$, the simplified parameters can be written as

$$
\omega_{\text{ESR}} = \frac{1}{R_{c}C}, \qquad \omega_{0} = \frac{1}{\sqrt{LC}},
$$
\n
$$
Q = (Q_{\text{LOAD}} \times Q_{\text{LOSS}}) / (Q_{\text{LOAD}} + Q_{\text{LOSS}}) = \frac{1}{\omega_{0}(R_{c}C + L/R_{L} + RC)},
$$
\n
$$
Q_{\text{LOAD}} = R_{L} \sqrt{\frac{C}{L}}, \qquad Q_{\text{LOSS}} = \frac{\sqrt{L/C}}{R + R_{c}}
$$
\n(3)

3.1.2 GP(s) With Multiple Output Capacitor Branches

To derive the power stage model for multiple capacitor branches with parasitic components, first define the impedance for the individual circuits. The filter inductor and the capacitor impedances are expressed as

 $Z = R + sL$

$$
Z_{C1} = R_{C1} + sL_{C1} + \frac{1}{sC_1}, Z_{C2} = R_{C2} + sL_{C2} + \frac{1}{sC_2}
$$
\n(4)

Then, the equivalent capacitor impedance is computed from

$$
Z_{\rm c} = \frac{Z_{\rm c1} \cdot Z_{\rm c2}}{Z_{\rm c1} + Z_{\rm c2}}\tag{5}
$$

Therefore, the power stage model is

$$
G_{p}(s) = V_{in} \times \frac{Z_{c} \times R_{L}}{Z(Z_{c} + R_{L}) + Z_{c} \cdot R_{L}}
$$
\n(6)

3.2 Output-Voltage Sensing Gain Kfdbk

The output-voltage sensing gain K_{fdbk} models the gain from the power-supply output terminal to the EADC output. Thus, K_{fdbk} includes the EADC internal gain K_{ead} and the external voltage divider gain K_{div} , which is used to scale the output voltage. This gain varies with the EADC and the external attenuator settings and is defined as

$$
K_{\text{fdbk}} = K_{\text{ead}} K_{\text{div}} = K_{\text{ead}} (V_{\text{out}} / V_{\text{o}})
$$
\n
$$
\tag{7}
$$

3.3 DPWM Modulator Gain ^Kdpwm

The DPWM module gain K_{down} is defined as

$$
K_{\text{dpwm}} = \frac{1}{2^{n_{\text{pwm}}} - 1} \tag{8}
$$

where n_{pwm} is the bit resolution of the selected DPWM channel in the UCD91xx for the specified PWM frequency. UCD91xx digital PWM controllers have ^a proprietary high-resolution PWM implementation with ^a duty-cycle time resolution of 175 ps. Therefore, the PWM bit resolution is calculated as

$$
n_{\text{pwm}} = \log_2 \left(10^{12} \times t_{\text{pwm}} / 175 \right)
$$
 (9)

where t_{pwm} is the PWM time period in seconds corresponding to the PWM switching frequency f_{pwm}.

For calculating the UCD91xx-based digital controller coefficients, initially assume unity gain for the EADC and the DPWM module ($K_{fdbk} = 1$, $K_{dpwm} = 1$) and then design the digital PID controller. After the initial values of the coefficients of the digital PID are determined, they are then scaled appropriately by taking into account the actual values of $\overline{K}_{\text{fdbk}}$ and K_{dpwm} in the loop gain equation.

(10)

3.4 The Computation Delay Gdly

d

The gain of the computation delay block is given by

$$
G_{\text{dly}}(s) = e^{-st}
$$

where t_d is the time delay associated with the EADC sampling, CLA computation, and DPWM duty ratio update, as illustrated in Figure 3.

Figure 3. Computation Delay in UCD91xx Digital Control Loop

This time delay causes an additional phase lag in the control loop. This phase lag, in degrees, is calculated as

 $\theta_{\text{dly}} = -360 \times f \times t_{\text{d}}$

(11)

3.5 Continuous-Time PID Controller GC(s)

The controller $G_C(s)$ in [Figure](#page-3-0) 2 represents the s-domain counterpart of the z-domain controller, or the digital controller, in the UCD91xx digital PWM ICs. $G_C(s)$ is designed to achieve a desired control-loop bandwidth and dynamic performance of the power supply. For UCD91xx, the digital controller $G_C(z)$, (that is, the CLA) has been implemented in the digital PID format. Therefore, the z-domain transfer function and the discrete-time difference equation is given by

$$
G_{c}(z) = \frac{U}{E} = \frac{b_{0}z^{2} + b_{1}z + b_{2}}{z(z-1)}
$$

\n
$$
\Rightarrow U(n) = U(n-1) + b_{0} \times E(n) + b_{1} \times E(n-1) + b_{2} \times E(n-2)
$$
\n(12)

To determine the coefficients b_0 , b_1 , and b_2 of this digital PID controller, first choose the template for the continuous-time PID compensator. This compensator can be chosen in two different forms: (Case 1) PID controller $G_C(s)$ with complex s-plane zeros and (Case 2) PID controller $G_{Cr}(s)$ with real s-plane zeros.

Case 1:

The PID controller with complex s-plane zeros can be written as

$$
G_C(s) = \frac{U}{E} = \frac{\omega_k}{s} \times \left(\frac{s^2}{\omega_z^2} + \frac{s}{Q_C \omega_z} + 1\right) = \frac{\omega_k}{s \omega_z^2} \times (s + \alpha + j\beta)(s + \alpha - j\beta)
$$
\n(13)

where the pair of complex zeros of the compensator on the complex s-plane is at $s_1 = -\alpha + i\beta$ and $s_2 = -\alpha - \beta$. The real and imaginary parts of these complex zeros are given by

$$
\alpha = \frac{\pi f_z}{Q_c}, \qquad \beta = 2\pi f_z \sqrt{1 - \frac{1}{4Q_c^2}}
$$
\n(14)

The magnitude of both compensator zero frequencies is $ω_z$ where $ω_z$ = 2 $π$ [$_z$, $ω_z$ is in rad/s and f $_z$ is in Hz. The frequency \mathfrak{f}_z is chosen slightly below the corner frequency of the LC filter to provide the necessary phase lead. The compensator quality factor Q_C is chosen to be comparable to the power stage Q at maximum load current. When using complex zeros, Q_C should also satisfy the condition $Q_C > 0.5$. The term ω_{k} represents the integral gain of the PID. This gain is adjusted to achieve the desired crossover frequency of the power-supply control loop. If the desired crossover frequency is denoted as f_{COV} then

$$
s_{\text{cov}} = j2\pi f_{\text{cov}} \tag{15}
$$

Because the magnitude of the computation delay gain G_{dly} is unity, the required ω_k is calculated by

$$
G_{P}(s)|_{s = s_{COV}} \times G_{C}(s)|_{s = s_{COV}} = 1
$$

\n
$$
\Rightarrow \omega_{k} = \frac{s\omega_{z}^{2}}{(s + \alpha + j\beta)(s + \alpha - j\beta)}|_{s = s_{COV}} \times \frac{1}{G_{P}(s)|_{s = s_{COV}}} \tag{16}
$$

Case 2:

 \perp

The PID controller with real s-plane zeros can be written as

 \perp

$$
G_{Cr}(s) = \frac{U}{E} = \frac{\omega_{kr}}{s} \times (s + \omega_{z1})(s + \omega_{z2})
$$
\n(17)

where the real zeros of the compensator on the complex s-plane are given by

$$
\mathbf{S}_1 = -\omega_{z1} = -2\pi \mathbf{f}_{z1}, \qquad \mathbf{S}_2 = -\omega_{z2} = -2\pi \mathbf{f}_{z2} \tag{18}
$$

The magnitudes of the compensator zero frequencies f_{Z1} and f_{Z2} are usually chosen slightly below the corner frequency of the LC filter to provide the necessary phase lead. However, depending on the power stage design, these may have to be chosen differently to achieve the desired dynamic performance. The term ω_{kr} , in this case, represents the differential gain of the PID. This gain is adjusted to achieve the desired crossover frequency of the power supply control loop. For a desired crossover frequency of f_{COV} , the required gain $\omega_{\rm{kr}}$ is calculated from

$$
G_{P}(s)|_{s = s_{cov}} \times G_{Cr}(s)|_{s = s_{cov}} = 1
$$

\n
$$
\Rightarrow \omega_{kr} = \frac{s}{(s + \omega_{z1})(s + \omega_{z2})}\Big|_{s = s_{cov}} \times \frac{1}{G_{P}(s)|_{s = s_{cov}}}
$$
\n(19)

3.6 Digital PID Controller GC(z)

After the s-domain PID compensator parameters are chosen, the next step is to discretize $G_C(s)$ to derive its discrete-time format before it is implemented using the UCD91xx CLA module.

For discretization, use the mapping

$$
Z = e^{st_s}
$$
 (20)

where t_s represents the sampling period. For UCD91xx controllers, the sampling frequency and the PWM frequency are always the same. Hence, t_s is equal to the PWM period t_{pwm}. Applying this transformation or mapping, the pair of s-plane zeros, s_1 and s_2 , map to the corresponding z-domain locations, z_1 and z_2 , as

$$
Z_1 = e^{s_1 t_s}, \qquad Z_2 = e^{s_2 t_s} \tag{21}
$$

For the two choices of the s-domain PID controller mentioned previously, the coefficients of the digital PID controller are calculated using ^a different set of equations, as explained in the following two cases.

Case 1:

For the PID controller with complex s-plane zeros, the corresponding z-domain zeros are mapped as

$$
Z_1 = e^{-\alpha t_s + j\beta t_s}, \qquad Z_2 = e^{-\alpha t_s - j\beta t_s}
$$
\n(22)

These zeros are the roots of the polynomial

$$
(z-z1)(z-z2) = 0
$$

\n
$$
\Rightarrow z2 - 2e-\alpha t_s cos(\beta t_s)z + e-2\alpha t_s = 0
$$
\n(23)

The z-domain PID compensator and its discrete-time difference equation also can be written as

$$
G_{C}(z) = \frac{U}{E} = K_{C} \frac{z^{2} + k_{1}z + k_{2}}{z(z-1)}
$$

\n
$$
\Rightarrow U(n) = U(n-1) + K_{C} \times E(n) + K_{C} \times k_{1} \times E(n-1) + K_{C} \times k_{2} \times E(n-2)
$$
 (24)

where, K_c is the gain of the compensator. The coefficients k_1 and k_2 determine the zeros of the compensator. These zeros are given by the roots of the polynomial

$$
z^2 + k_1 z + k_2 = 0 \tag{25}
$$

Comparing this equation with the last polynomial, the z-domain PID coefficients are defined in terms of s-domain PID parameters as

$$
k_1 = -2e^{-\alpha t_s} \times \cos\beta t_s, \quad k_2 = e^{-2\alpha t_s}
$$
 (26)

The gain K_C of the z-domain PID is selected such that the magnitudes of $G_C(s)$ and $G_C(z)$ are the same at the desired loop crossover frequency. Denoting the crossover frequency as f_{COV} yields

$$
s_{\text{cov}} = j2\pi f_{\text{cov}}, \quad z_{\text{cov}} = e^{i2\pi f_{\text{cov}}t_s}
$$

Therefore, K_C is calculated from

$$
G_C(z)|_{z=z_{COV}} = G_C(s)|_{s=s_{COV}}
$$

\n
$$
\Rightarrow K_C = \frac{z(z-1)}{z^2 + k_1 z + k_2}|_{z=z_{COV}} \times G_C(s)|_{s=s_{COV}}
$$
\n(28)

After K_C is determined based on the loop crossover frequency requirements, the final coefficients of the UCD91xx CLA, taking into account the actual values of K_{fdbk} and K_{dpwm} , are calculated as

$$
b_0 = K_c / (K_{\text{fdbk}} \times K_{\text{dpwm}})
$$

\n
$$
b_1 = K_c \times k_1 / (K_{\text{fdbk}} \times K_{\text{dpwm}})
$$

\n
$$
b_2 = K_c \times k_2 / (K_{\text{fdbk}} \times K_{\text{dpwm}})
$$
 (29)

Case 2:

For ^a PID controller with real s-plane zeros, the corresponding z-domain zeros are mapped to

$$
z_1 = e^{-\omega_{z1}t_s}, \quad z_2 = e^{-\omega_{z2}t_s}
$$
 (30)

These zeros are the roots of the polynomial

$$
(z - z1)(z - z2) = 0
$$

\n
$$
\Rightarrow z2 - (e-\omegaz1ts + e-\omegaz2ts)z + e-(\omegaz1 + \omegaz2)ts = 0
$$
\n(31)

The z-domain PID compensator and its discrete-time difference equation is written as

$$
G_{Cr}(z) = \frac{U}{E} = K_{Cr} \frac{z^2 + k_{1r}z + k_{2r}}{z(z - 1)}
$$

\n
$$
\Rightarrow U(n) = U(n - 1) + K_{Cr} \times E(n) + K_{Cr} \times k_{1r} \times E(n - 1) + K_{Cr} \times k_{2r} \times E(n - 2)
$$
 (32)

Following the same procedure as in case 1, the z-domain PID coefficients are defined in terms of s-domain PID parameters as

$$
k_{1r} = -\left(e^{-\omega_{z1}t_{s}} + e^{-\omega_{z2}t_{s}}\right), \quad k_{2r} = e^{-\left(\omega_{z1} + \omega_{z2}\right)t_{s}}
$$
(33)

For a crossover frequency of f_{COV} , the gain K_{Cr} of the digital PID is calculated from

$$
K_{Cr} = \frac{z(z-1)}{z^2 + k_{1r}z + k_{2r}} \bigg|_{z = z_{COV}} \times G_{Cr}(s) \bigg|_{s = s_{COV}}
$$
(34)

Taking into account the actual values of K_{fdbk} and $K_{\text{d}pwm}$, the final coefficients of the UCD91xx CLA, are calculated as

$$
b_0 = K_{cr} / (K_{fdbk} \times K_{dpwm}),
$$

\n
$$
b_1 = K_{cr} \times k_{1r} / (K_{fdbk} \times K_{dpwm}),
$$

\n
$$
b_2 = K_{cr} \times k_{2r} / (K_{fdbk} \times K_{dpwm})
$$
\n(35)

UCD91xx error ADC converted outputs can have one of 17 levels (–8 to +8, including 0). These errors $(-8 - 8)$ are multiplied by the CLA coefficients and stored in memory. Thus, b₀ is multiplied by the most recent error E(n), and the 17 possible combinations are stored in memory as one of the three columns of the CLA table. The second and third columns of the CLA table contain the product terms $b_1 \times E(n - 1)$ and $b_2 \times E(n-2)$, respectively, each having 17 entries. Thus, one complete CLA table contains 51 entries of the product terms. The UCD91xx has two such lookup tables for its CLA.

Design Example

4 Design Example

Case 1:

The system parameters used in this design are

- $V_{in} = 8$ V–12 V, $V_{out} = 1.8$ V, maximum output current $I_{out} = 20$ A, $R_L = V_{out}/I_{out} = 0.09$ Ω (minimum)
- •EADC resolution $V_{\text{ead}} = 5 \text{ mV} \Rightarrow K_{\text{ead}} = 1/V_{\text{ead}} = 200$, $K_{\text{div}} = 1/1.6$
- •• PWM frequency $f_{\text{pwm}} = 500$ kHz; $R_{ds1} = R_{ds2} \approx 0$
- The computation delay $t_d = 0.5 t_{\text{pwm}} = 1.0 \times 10^{-6}$ s
- •Output filter components: L = 1 µH, R = DCR = 0.897 m Ω , C = 110 µF, R_C = 2 m Ω
- Desired voltage-loop bandwidth or crossover frequency $f_{\text{COV}} = 65 \text{ kHz}$
- Minimum phase margin = 45°

For V_{in} = 12 V, the power-stage parameters and transfer function are calculated as

$$
\omega_{ESR} = 4.5455 \times 10^6 \text{rad/s}, \ \omega_0 = 9.4773 \times 10^4, \ \text{Q} = 0.9322 \tag{36}
$$

$$
G_{p}(s) = 11.88 \times \frac{0.22 \times 10^{-6} s + 1}{1.113 \times 10^{-10} s^{2} + 1.132 \times 10^{-5} s + 1}
$$
\n(37)

The sensing gain is computed as

$$
K_{\text{fdbk}} = K_{\text{ead}} \times K_{\text{div}} = 125 \tag{38}
$$

The DPWM module gain is calculated as

$$
K_{\text{dpwm}} = 8.751 \times 10^{-5} \tag{39}
$$

To design the s-domain PID controller, start with the zero frequency selection of the controller. Choose the magnitude of the complex zero frequencies slightly below the corner frequency of the LC filter to provide the necessary phase lead. Therefore, set

$$
f_z = 0.8 \times f_0 = 0.8 \times \omega_0 / (2 \times \pi) = 1.2067 \times 10^4
$$
 (40)

The controller Q-factor Q_C is made comparable to power stage Q. Therefore, set Q_C =1 \approx Q. Thus, the real and imaginary parts of the PID controller complex zeros in s-plane are calculated as

$$
\alpha = 3.7909 \times 10^4, \quad \beta = 6.5661 \times 10^4 \tag{41}
$$

To calculate the integral gain $\omega_{\sf k}$ of the PID controller, substitute s_{COV} = j6.2832f_{COV} = j4.0841 \times 10⁵ in the following equation:

$$
\omega_{k} = \frac{s\omega_{z}^{2}}{(s+\alpha+j\beta)(s+\alpha-j\beta)}\Big|_{s=s_{\text{cov}}} \times \frac{1}{G_{p}(s)\Big|_{s=s_{\text{cov}}}}
$$

= 14315.37 × $\frac{1}{0.6566}$ = 2.1802×10⁴ (42)

Thus the s-domain PID controller is

 \sim \sim \sim \sim

$$
G_C(s) = \frac{3.793 \times 10^{-6} s^2 + 0.2876 s + 21802}{s}
$$
\n(43)

The coefficients of the corresponding z-domain PID controller are calculated as

$$
k_1 = -1.838, \quad k_2 = 0.8593 \tag{44}
$$

To calculate the gain K_C of the z-domain PID controller, substitute s_{COV} = j6.2832f_{COV} = j4.0841 \times 10⁵ and z_{COV} = exp(j4.0841 \times 10⁵ \times t_s) = exp(j0.8168) in the following equation:

$$
K_{C} = \frac{z(z-1)}{z^{2} + k_{1}z + k_{2}} \bigg|_{z = z_{COV}} \times G_{C}(s) \bigg|_{s = s_{COV}} \times 1.523 = 2.1058
$$
\n(45)

(47)

 $b_0 = 193$, $b_1 = -354$, $b_2 = 165$ (46) Finally, the coefficients of the UCD91xx CLA are calculated as Thus, for this example, UCD91xx CLA executes the following digital controller:

 $U(n) = U(n - 1) + 193 \times E(n) - 354 \times E(n - 1) + 165 \times E(n - 2)$

The discrete-time system loop-gain Bode plot for this controller at full load is shown in Figure 4.

Figure 4. Discrete-Time System Loop-Gain Bode Plot (BW = 63.5 kHz, PM = 53.8° , GM = 10.3 dB)

The Bode plot shows that the digital controller achieves ^a loop bandwidth of 63.5 kHz with ^a phase margin of 53.8° and ^a gain margin of 10.3 dB.

Case 2:

The system parameters used in this case are

- •• $V_{in} = 8$ V–12 V, V_{out} = 1.5 V, I_{out} (max) = 40 A, R_L = V_{out}/I_{out} = 0.0375 Ω (minimum)
- •EADC resolution $V_{\text{ead}} = 5 \text{ mV} \Rightarrow K_{\text{ead}} = 1/V_{\text{ead}} = 200$, $K_{\text{div}} = 1/1.604$
- •• PWM frequency $f_{\text{pwm}} = 600 \text{ kHz}$
- •• The computation delay = t_d = 0.24 \times t_{pwm} = 0.4 \times 10⁻⁶ s
- •Output filter components, L = 0.5 µH, DCR = 0.6 m Ω , R_{ds on lo} = R_{ds on hi} = 2.2 m Ω
- • $C = 3100 \mu F$, R_C = 5 mΩ
- Desired voltage-loop bandwidth or crossover frequency $f_{\text{COV}} = 70$ kHz
- •Minimum phase margin = 45°

For V_{in} = 10 V, the power-stage parameters and transfer function are calculated as

$$
\omega_{ESR} = 6.4516 \times 10^4 \text{rad/s}, \ \omega_0 = 2.4734 \times 10^4, \ \text{Q} = 1.1236 \tag{48}
$$

$$
G_{p}(s) = \frac{144.2 \times 10^{-6} s + 9.305}{1.635 \times 10^{-9} s^{2} + 3.598 \times 10^{-5} s + 1}
$$
\n(49)

The sensing gain is computed as

$$
K_{\text{fdbk}} = K_{\text{ead}} \times K_{\text{div}} = 124.69
$$
 (50)

Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUA416) Feedback

Design Example

The DPWM module gain is calculated as

$$
K_{\text{dpwm}} = 1.05 \times 10^{-4} \tag{51}
$$

The two real zero frequencies of the s-domain PID controller are chosen as

$$
f_{z1} = 2800.0 Hz, \t f_{z2} = 100,000.00 Hz
$$
\n(52)

To calculate the gain ω_{kr} of the PID controller, substitute $s_{COV} = j6.2832f_{COV}$ in the following equation:

$$
\omega_{kr} = \frac{s}{(s + \omega_{z1})(s + \omega_{z2})}\Big|_{s = s_{\text{cov}}} \times \frac{1}{G_{p}(s)\Big|_{s = s_{\text{cov}}}}
$$

= 6.413 × 10⁻⁶ (53)

Thus, the s-domain PID controller is

$$
G_{\text{Cr}}(s) = \frac{1}{s} \times (6.413 \times 10^{-6} \text{ s}^2 + 4.142 \text{ s} + 7.089 \times 10^4)
$$
\n(54)

The coefficients of the corresponding z-domain PID controller are calculated as

$$
k_{1r} = -1.322, \quad k_{2r} = 0.3408 \tag{55}
$$

To calculate the gain K_{Cr} of the z-domain PID controller, substitute $s_{COV} = j6.2832f_{COV}$, and $z_{COV} =$ $exp(j6.2832f_{COV}Ts)$ in the following equation:

$$
K_{cr} = \frac{z(z-1)}{z^2 + k_{1r}z + k_{2r}} \bigg|_{z = z_{COV}} \times G_{cr}(s) \bigg|_{s = s_{COV}}
$$

= 1.3072 × 4.9225 = 6.4349 (56)

Finally, the coefficients of the UCD91xx CLA are calculated as

$$
b_0 = 491.45, \quad b_1 = -649.71, \quad b_2 = 167.48 \tag{57}
$$

Thus, for this example, the UCD91xx CLA executes the following digital controller:

$$
U(n) = U(n-1) + 492 \times E(n) - 650 \times E(n-1) + 168 \times E(n-2)
$$
\n(58)

The discrete-time system loop-gain Bode plot for this controller at full load is shown in [Figure](#page-12-0) 5. The bandwidth and the phase margin from this plot are 69 kHz and 70°, respectively. [Figure](#page-12-0) 6 and Figure 7 show the output voltage transient response for ^a load step of 20 A. The response shows ^a transient settling time of about 25 μ s.

Figure 5. Discrete-Time System Loop-Gain Bode Plot (BW ⁼ 69 kHz, PM ⁼ 70°**, GM ⁼ 9 dB)**

(Load Step 10 A to 30 A to 10 A, Slew Rate 1 A/µ**s)**

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute ^a license from TI to use such products or services or ^a warranty or endorsement thereof. Use of such information may require ^a license from ^a third party under the patents or other intellectual property of the third party, or ^a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where ^a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated