

Application Report SLVA354A–August 2009–Revised August 2009

# High Integration, High Efficiency Power Solution using DCDC Converters for DM365

Ambreesh Tripathi

PMP - DC/DC Low Power Converters

1

# ABSTRACT

This reference design is intended for users designing with the TMS320DM365 Processor. This design is ideal for achieving the requirement of a input voltage of 5V, and uses a multi-output DCDC Converter with integrated FETs for a simple and highly integrated configuration.

#### Contents

Introduction	1
Power Requirements	2
Features	2
List of Materials	4
Test Result	5
	Power Requirements Features List of Materials

#### List of Figures

1	PMP5049 Reference Design Schematic	3
2	Shows Sequencing in Start up Waveform	5
3	Efficiency vs Output Current (TPS65053)	5

#### List of Tables

1	TMS320DM365 Power Specs	2
2	PMP5049 List of Materials	4

# 1 Introduction

In multi-voltage architectures, coordinated management of power supplies is necessary to avoid potential problems and ensure reliable performance. Power supply designers must consider the timing and voltage differences between core and I/O voltage supplies during power up and power down operations.

Sequencing refers to the order, timing and differential in which the two voltage rails are powered up and down. A system designed without proper sequencing may be at risk for two types of failures. The first of these represents a threat to the long term reliability of the dual voltage device, while the second is more immediate, with the possibility of damaging interface circuits in the processor or system devices such as memory, logic or data converter ICs.

Another potential problem with improper supply sequencing is bus contention. Bus contention is a condition when the processor and another device both attempt to control a bi-directional bus during power up. Bus contention may also affect I/O reliability. Power supply designers should check the requirements regarding bus contention for individual devices.



#### 2 **Power Requirements**

The power specifications and sequencing requirements for TMS320DM365 Processor is shown in the table below.

lmax (mA)	Tolerance	Sequencing Order
650	±5%	1
95	±5%	2
51	±5%	3
65	±5%	Ramp with appropriate voltage

# Table 1. TMS320DM365 Power Specs

• If running DM365 @ 300MHz, then CVDD, VDD12\_PRTCSS, VDDA12\_DAC and VPP = 1.35V and Imax = 800mA.

• If using PRTCSS, power-up sequencing changes to:

- 1. Power on PRTCSS core (1.2-V) while RESET is low
- 2. Power on PRTCSS I/O (1.8-V)
- 3. Power on Main core (1.2-V)
- 4. Power on Main I/O (1.8-V)
- 5. Power on Main/Analog I/O (3.3-V)

#### 3 Features

The design uses the following high-efficiency DCDC Converter with integrated FETs.

Devices:	TPS65053			
Power supply specs:				
Vin	$5 \text{ V} \pm 10\%$			
Vout1	1.2 V $\pm$ 5% at 800 mA			
Vout2	1.8 V $\pm$ 5% at 200 mA			
Vout3	3.3 V ± 5% at 200 mA			
Sequencing	1) Vout1 2) Vout2 3) Vout3			

# **TPS65053**

- Step-Down Converters
  - Up To 95% Efficiency
  - DCDC1 = 1 A; DCDC2 = 0.6 A
  - DC/DC Converters Externally Adjustable
- LDOs

2

- Adjustable output voltage
- Up to 400 mA Output Current (LDO1)
- Separate power Input and Enable

More information on the Devices can be found from the datasheet.

TPS65053 -SLVS754B






Figure 1. PMP5049 Reference Design Schematic

Proper sequencing is achieved in the design with the use of enable pins. The Core 1.2V at 800 mA (DCDC1 in TPS65053) comes first, which in turn enable the DCDC2. The output from DCDC2 is then used to enable the LDO1 of the device thus, following proper sequence.



#### 4 **List of Materials**

Table 2. I	PMP5049	List of	Materials
------------	---------	---------	-----------

Count	RefDes	Value	Description	Size	Part Number	MFR	Area
2	C1	33 pF	Capacitor, Ceramic, 50V, C0G, 5%	0603	C1608C0G1H330J	TDK	5650
4	C2	10 μF	Capacitor, Ceramic, 10V, X5R, 10%	0805	GRM21BR61A106KE19L	Murata	10560
1	C3	1.0 μF	Capacitor, Ceramic, 16V, X7R, 10%	0603	C1608X7R1C105K	TDK	5650
1	C4	2.2 μF	Capacitor, Ceramic, 10V, X5R, 10%	0603	GRM188R61A225KE34D	Murata	5650
	C5	10 μF	Capacitor, Ceramic, 10V, X5R, 10%	0805	GRM21BR61A106KE19L	Murata	10560
	C6	10 μF	Capacitor, Ceramic, 10V, X5R, 10%	0805	GRM21BR61A106KE19L	Murata	10560
1	C7	4.7 μF	Capacitor, Ceramic, 10V, X5R, 10%	0805	GRM219R61A475KE19D	Murata	10560
	C8	33 pF	Capacitor, Ceramic, 50V, C0G, 5%	0603	C1608C0G1H330J	TDK	5650
	C9	10 μF	Capacitor, Ceramic, 10V, X5R, 10%	0805	GRM21BR61A106KE19L	Murata	10560
1	J1	PEC36SAAN	Header, Male 4-pin, 100mil spacing, (36-pin strip)	0.100 inch x 4	PEC36SAAN	Sullins	50000
2	J2	PTC36SAAN	Header, 2 pin, 100mil spacing, (36-pin strip)	0.100 x 2	PTC36SAAN	Sullins	
	J3	PTC36SAAN	Header, 2 pin, 100mil spacing, (36-pin strip)	0.100 x 2	PTC36SAAN	Sullins	
2	L1	2.2 μΗ	Inductor, SMT, 1.5A, 110mΩ	0.118 x 0.118 inch	LPS3015-222ML	Coilcraft	26,560
	L2	2.2 μΗ	Inductor, SMT, 1.5A, 110mΩ	0.118 x 0.118 inch	LPS3015-222ML	Coilcraft	26,560
1	R1	1	Resistor, Chip, 1/16W, 5%	0603	Std	Std	9100
2	R2	330k	Resistor, Chip, 1/16W, 1%	0603	Std	Std	5,650
	R3	330k	Resistor, Chip, 1/16W, 1%	0603	Std	Std	5,650
1	R4	300k	Resistor, Chip, 1/16W, 1%	0603	Std	Std	5,650
1	R5	365k	Resistor, Chip, 1/16W, 1%	0603	Std	Std	5,650
2	R6	150k	Resistor, Chip, 1/16W, 1%	0603	Std	Std	5,650
1	R7	130k	Resistor, Chip, 1/16W, 1%	0603	Std	Std	5,650
1	R8	301k	Resistor, Chip, 1/16W, 1%	0603	Std	Std	5,650
2	R9	100k	Resistor, Chip, 1/16W, 1%	0603	Std	Std	5,650
	R10	150k	Resistor, Chip, 1/16W, 1%	0603	Std	Std	5,650
	R11	100k	Resistor, Chip, 1/16W, 1%	0603	Std	Std	5,650
1	R12	10.0k	Resistor, Chip, 1/16W, 1%	0603	Std	Std	5,650
1	U1	TPS65053RGE	IC, 2.25 MHz Dual Step-down Converter With 3 Low Input Voltage LDOs	QFN24	TPS65053RGE	ТІ	108800

2. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

These assemblies must comply with workmanship standards IPC-A-610 Class 2. 3.

Ref designators marked with an asterisk (\*\*\*) cannot be substituted. All other components can be substituted with equivalent MFG's components. 4.



# 5 Test Result

The startup waveform, shown in Figure 2, demonstrates that the required sequencing order is followed




Figure 2. Shows Sequencing in Start up Waveform




Figure 3. Efficiency vs Output Current (TPS65053)

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated