











TPS62095

SLVSBD8A - APRIL 2014-REVISED MAY 2014

TPS62095 4A, High Efficiency Step Down Converter with DCS-Control™ and Low Profile **Solution**


Features

- DCS-Control™ Topology
- Pin-to-Pin Compatible with TPS62090
- Supports 1.2mm Height Total Solution
- 95% Converter Efficiency
- 20µA Operating Quiescent Current
- 2.5V to 5.5V Input Voltage Range
- Power Save Mode
- Two Level Short Circuit Protection
- 100% Duty Cycle for Lowest Dropout
- Output Discharge Function
- Adjustable Soft Startup
- **Output Voltage Tracking**
- 0.8V to V_{IN} Adjustable Output Voltage
- 3mm x 3mm 16-Pin VQFN Package

Applications

- Notebooks, Computers
- Solid State Drives
- Hard Disk Drives
- **Processor Supply**
- **Battery Powered Applications**

1.8V Output Application



3 Description

The TPS62095 device is a high frequency synchronous step down converter optimized for small solution size, high efficiency and suitable for battery powered applications. To maximize efficiency, the converter operates in PWM mode with a nominal switching frequency of 1.4MHz and automatically enters Power Save Mode operation at light load currents. When used in distributed power supplies and point of load regulation, the device allows voltage tracking to other voltage rails and tolerates output capacitors up to 150µF and beyond. Using the DCS-Control™ topology, the device achieves excellent load transient performance and accurate output voltage regulation.

The output voltage startup ramp is controlled by the soft startup pin, which allows operation as either a standalone power supply or in tracking configurations. Power sequencing is also possible by configuring the EN and PG pins. In Power Save Mode, the device operates with typically 20µA quiescent current. Power Save Mode is entered automatically and seamlessly maintaining high efficiency over the entire load current range.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS62095	VQFN (16)	3.00 mm × 3.00 mm

For all available packages, see the orderable addendum at the end of the datasheet.

1.8V Output Application Efficiency






Table of Contents


1	Features 1		7.4 Device Functional Modes	
2	Applications 1	8	Application and Implementation	11
3	Description 1		8.1 Application Information	1°
4	Revision History2		8.2 Typical Applications	1 ¹
5	Pin Configuration and Functions	9	Power Supply Recommendations	17
6	Specifications4	10	Layout	17
•	6.1 Absolute Maximum Ratings 4		10.1 Layout Guidelines	17
	6.2 Handling Ratings		10.2 Layout Example	1
	6.3 Recommend Operating Conditions		10.3 Thermal Consideration	18
	6.4 Thermal Information	11	Device and Documentation Support	19
	6.5 Electrical Characteristics 5		11.1 Device Support	19
	6.6 Typical Characteristics		11.2 Trademarks	19
7	Detailed Description 7		11.3 Electrostatic Discharge Caution	19
•	7.1 Overview 7		11.4 Glossary	19
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable	
	7.3 Feature Description 8		Information	19

4 Revision History

Cr	nanges from Original (April 2014) to Revision A	Page
•	Changed status from Product Preview to Production Data - removed Product Preview banner	



5 Pin Configuration and Functions



Pin Functions

PIN		PECODITION				
NAME	NO.	DESCRIPTION				
SW	1, 2	Switch pin of the power stage.				
DEF	3	This pin is used for internal logic and needs to be pulled high. This pin must be connected to the AVIN pin.				
PG	4	Power good open drain output. A pull up resistor can not be connected to any voltage higher than the input voltage.				
FB	5	Feedback pin, for regulating the output voltage.				
AGND	6	Analog ground.				
СР	7	Internal charge pump's flying capacitor. Connect a 10nF capacitor between CP and CN.				
CN	8	Internal charge pump's flying capacitor. Connect a 10nF capacitor between CP and CN.				
SS	9	Soft-start control pin. A capacitor is connected to this pin and sets the soft startup time. Leaving this pin floating sets the minimum start-up time.				
AVIN	10	Analog supply input voltage pin.				
PVIN	11,12	Power supply input voltage pin.				
EN	13	Enable pin. This pin has an active pull down resistor of typically 400kΩ.				
PGND	14,15	Power ground.				
VOS	16	Output voltage sense pin. This pin must be directly connected to the output voltage.				
Thermal Pad		The exposed thermal pad must be connected to AGND.				



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Voltage at pins (2)	PVIN, AVIN, FB, SS, EN, DEF, VOS	-0.3	7.0	V
	SW, PG	-0.3	V _{IN} +0.3	
Sink current	PG		1.0	mA
Operating junction temperature		-40	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground pin.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	e	-65	150	°C
V _(ESD)	Flootroototic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	V
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommend Operating Conditions

Over operating free-air temperature range, unless otherwise noted.

		N	IIN	MAX	UNIT
V _{IN}	Input voltage range	2	2.5	5.5	V
V _{PG}	Power good pull-up resistor voltage			V _{IN}	V
V _{OUT}	Output voltage range	(8.0	V _{IN}	V
I _{OUT}	Output current range		0	4.0	Α
TJ	Operating junction temperature	-	40	125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	RGT (16 PINS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	60	
$R_{\theta JB}$	Junction-to-board thermal resistance	20	0000
ΨЈΤ	Junction-to-top characterization parameter	1.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	20	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	5.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics


 V_{IN} = 3.6V, T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	Υ					
V _{IN}	Input voltage range		2.5		5.5	V
I _{QIN}	Quiescent current	Not switching, No Load, Into PVIN and AVIN		20		μA
I _{sd}	Shutdown current	Into PVIN and AVIN		0.6	5	μΑ
UVLO	Undervoltage lockout threshold	V _{IN} falling	2.1	2.2	2.3	V
UVLO	Undervoltage lockout hysteresis			200		mV
	Thermal shutdown	Temperature rising		150		٥C
	Thermal shutdown hysteresis			20		٥C
CONTR	OL SIGNAL EN					
V_{H}	High level input voltage	V _{IN} = 2.5 V to 5.5 V	1			V
V_{L}	Low level input voltage	V _{IN} = 2.5 V to 5.5 V			0.4	V
I_{lkg}	Input leakage current	$EN = V_{IN}$		10	100	nA
R_{PD}	Pull down resistance	EN = Low		400		kΩ
SOFT S	TARTUP					
I _{SS}	Softstart current		6.3	7.5	8.7	μΑ
POWER	GOOD					
\/	Power good threshold	Output voltage rising	93%	95%	97%	
V_{th}		Output voltage falling	88%	90%	92%	
V_L	Low level voltage	I _(sink) = 1 mA			0.4	V
l _{lkg}	Leakage current	V _{PG} = 3.6 V		10	100	nΑ
POWER	SWITCH					
D	High side FET on-resistance	I _{SW} = 500 mA		50		$m\Omega$
R _{DS(on)}	Low side FET on-resistance	I _{SW} = 500 mA		40		mΩ
I _{LIM}	High side FET switch current limit		4.7	5.5	6.7	Α
f _{SW}	Switching frequency	I _{OUT} = 3 A		1.4		MHz
OUTPU'	Т					
V _{OUT}	Output voltage range		0.8		V_{IN}	V
R _{DIS}	Output discharge resistor	EN = GND, V _{OUT} = 1.8 V		200		Ω
	Feedback regulation voltage			0.8		V
.,		I _{OUT} = 1 A, PWM mode	-1.4%		+1.4%	
V_{FB}	Feedback voltage accuracy (1)	I _{OUT} = 1 mA, PFM mode, V _{OUT} ≥ 1.8 V	-1.4%		+2.0%	
		I _{OUT} = 1 mA, PFM mode, V _{OUT} < 1.8 V	-1.4%		+2.5%	
I _{FB}	Feedback input bias current	V _{FB} = 0.8 V		10	100	nA
	Line regulation	V _{OUT} = 1.8 V, PWM operation		0.016		%/V
	Load regulation	V _{OUT} = 1.8 V, PWM operation		0.04		%/A

⁽¹⁾ Conditions: L = 1 μ H, C_{OUT} = 2 x 22 μ F.



6.6 Typical Characteristics






7 Detailed Description

7.1 Overview

The TPS62095 synchronous step down converter is based on DCS-Control™ (Direct Control with Seamless transition into Power Save Mode). This is an advanced regulation topology that combines the advantages of hysteretic and voltage mode control.

The DCS-Control™ topology operates in PWM (Pulse Width Modulation) mode for medium to heavy load conditions and in Power Save Mode at light load currents. In PWM, the converter operates with its nominal switching frequency of 1.4 MHz having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC's quiescent current to achieve high efficiency over the entire load current range. DCS-Control™ supports both operation modes using a single building block and therefore has a seamless transition from PWM to Power Save Mode without effects on the output voltage. The TPS62095 offers excellent DC voltage regulation and load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 PWM Operation

In PWM mode, the device operates with a fixed ON-time switching pulse at medium to heavy load currents. A quasi fixed switching frequency of typical 1.4MHz over the input and output voltage range is achieved by using an input feed forward. The ON-time is calculated as shown in Equation 2. As the load current decreases, the converter enters Power Save Mode operation reducing its switching frequency. The device enters Power Save Mode at the boundary to discontinuous conduction mode (DCM).

7.3.2 Low Dropout Operation (100% Duty Cycle)

The device offers low input to output voltage difference by entering 100% duty cycle mode. In this mode the high side MOSFET switch is constantly turned on. This is particularly useful in battery powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage where the output voltage falls below set point is given by:

$$V_{IN(min)} = V_{OUT(min)} + I_{OUT} \times (R_{DS(on)} + R_L)$$

$$\tag{1}$$

Where

 $R_{DS(on)}$ = High side FET on-resistance

 R_1 = DC resistance of the inductor

V_{OUT(min)} = Minimum output voltage the load can accept

7.3.3 Power Save Mode Operation

As the load current decreases, the converter enters Power Save Mode operation. During Power Save Mode, the converter operates with reduced switching frequency and with a minimum quiescent current to maintain high efficiency. The Power Save Mode is based on a fixed on-time architecture following Equation 2.

$$ton = \frac{V_{OUT}}{V_{IN}} \times 360 \text{ns} \times 2$$

$$f = \frac{2 \times I_{OUT}}{ton^2 \left(1 + \frac{V_{IN} - V_{OUT}}{V_{OUT}}\right) \times \frac{V_{IN} - V_{OUT}}{L}}$$
(2)

In Power Save Mode, the output voltage rises slightly above the nominal output voltage in PWM mode. This effect is reduced by increasing the output capacitance or the inductor value. This effect is also reduced by programming the output voltage of the TPS62095 lower than the target value. As an example, if the target output voltage is 3.3V, then the TPS62095 can be programmed to 3.3V - 0.3%. As a result, the output voltage accuracy is now -1.7% to +1.7% instead of -1.4% to 2%. The output voltage accuracy in PFM operation is reflected in the electrical specification table and given for a $2 \times 22\mu F$ output capacitance.

7.4 Device Functional Modes

7.4.1 Soft Startup

To minimize inrush current during startup, the device has an adjustable startup time depending on the capacitor value connected to the SS pin. The device charges the SS capacitor with a constant current of typically 7.5µA. The feedback voltage follows this voltage divided by 1.56, until the internal reference voltage of 0.8V is reached. The soft startup operation is completed once the voltage at the SS capacitor has reached typically 1.25V. The soft startup time is calculated using Equation 3. The larger the SS capacitor, the longer the soft startup time. The relation between the SS pin voltage and the FB pin voltage is estimated using Equation 4. Leaving the SS pin floating sets the minimum startup time.

$$t_{SS} = C_{SS} \times \frac{1.25V}{7.5\mu A}$$
 (3)

$$V_{FB} = \frac{V_{SS}}{1.56} \tag{4}$$



Device Functional Modes (continued)

During startup the switch current limit is reduced to 1/3 of its typical current limit of 5.5A when the output voltage is less than 0.6V. Once the output voltage exceeds typically 0.6V, the switch current limit is released to its nominal value. Thus, the device provides a reduced load current of 1.8A when the output voltage is below 0.6V. A small or no soft startup time may trigger this reduced switch current limit during startup, especially for larger output capacitor applications. This is avoided by using a larger soft start up capacitance which extends the soft startup time. See Short Circuit Protection (Hiccup-Mode) for details of the reduced current limit during startup.

7.4.2 Voltage Tracking

The SS pin can also be used to implement output voltage tracking with other supply rails, as shown in Figure 5.




Figure 5. Output Voltage Tracking

In voltage tracking applications, the resistance R4 should be set properly to achieve accurate voltage tracking by taking 7.5 μ A soft startup current into account. 4.3 μ C is a sufficient value for R4. The relationship between V1 and V2 is shown in Equation 5. To achieve V1 startup leading V2, as shown in Figure 6, Equation 5 should be less than 1. To achieve simultaneous tracking, Equation 5 should equal to 1.




Figure 6. Voltage Tracking Applications



Device Functional Modes (continued)

7.4.3 Short Circuit Protection (Hiccup-Mode)

The device is protected against hard short circuits to GND and over-current events. This is implemented by a two level short circuit protection. During start-up and when the output is shorted to GND, the switch current limit is reduced to 1/3 of its typical current limit of 5.5A. Once the output voltage exceeds typically 0.6V the current limit is released to its nominal value. The full current limit is implemented as a hiccup current limit. Once the internal current limit is triggered 32 times, the device stops switching and starts a new start-up sequence after a typical delay time of 66µS passed by. The device repeats these cycles until the high current condition is released.

7.4.4 Output Discharge Function

To make sure the device starts up under defined conditions, the output gets discharged via the VOS pin with a typical discharge resistor of 200Ω whenever the device shuts down. This happens when the device is disabled or if thermal shutdown, undervoltage lockout or short circuit hiccup-mode is triggered.

7.4.5 Power Good Output

The power good output is low when the output voltage is below its nominal value. The power good becomes high impedance once the output is within 5% of regulation. The PG pin is an open drain output and is specified to sink up to 1mA. This output requires a pull-up resistor to be monitored properly. The pull-up resistor cannot be connected to any voltage higher than the input voltage of the device.

7.4.6 Undervoltage Lockout

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. UVLO shuts down the device at input voltages lower than typically 2.2V with a 200mV hysteresis.

7.4.7 Thermal Shutdown

The device goes into thermal shutdown once the junction temperature exceeds typically 150°C with a 20°C hysteresis.



8 Application and Implementation

8.1 Application Information

The TPS62095 is a synchronous step down converter based on DCS-Control™ topology whose output voltage can be adjusted by component selection. The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

8.2 Typical Applications

8.2.1 2.5V to 5.5V Input, 1.8V Output Converter




Figure 7. 1.8-V Output Application

8.2.1.1 Design Requirements

For this design example, use the following as the input parameters.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	2.5V to 5.5V
Output voltage	1.8V
Output ripple voltage	<20mV
Output current rating	4A



8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Output Filter

The first step is the selection of the output filter components. To simplify this process, Table 2 outlines possible inductor and capacitor value combinations.

Table 2. Output Filter Selection

INDUCTOR VALUE [µH] ⁽¹⁾	OUTPUT CAPACITOR VALUE [µF] ⁽²⁾					
INDUCTOR VALUE [µH]	10	22	2 x 22	100	150	
0.47			√	√	√	
1.0			√(3)	√	√	
2.2						

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by +20% and -50%.
- (3) Typical application configuration. Other check mark indicates alternative filter combinations

8.2.1.2.2 Inductor Selection

The inductor selection is affected by several parameters like inductor ripple current, output voltage ripple, transition point into Power Save Mode, and efficiency. See Table 3 for typical inductors.

Table 3. Inductor Selection (1)

INDUCTOR VALUE	COMPONENT SUPPLIER	SIZE (LxWxH mm)	Isat / DCR
1 μΗ	Coilcraft XAL4020-102	4.0 x 4.0 x 2.1	$8.75A$ / $13.2~m\Omega$
0.47 μH	TOKO DFE322512C	3.2 x 2.5 x 1.2	5.9A / 21 mΩ

(1) See Third-Party Products Disclaimer.

In addition, the inductor has to be rated for the appropriate saturation current and DC resistance (DCR). The inductor needs to be rated for a saturation current as high as the typical switch current limit of 5.5A or according to Equation 6 and Equation 7 calculate the maximum inductor current under static load conditions. The formula takes the converter efficiency into account. The converter efficiency can be taken from the data sheet graphs or 80% can be used as a conservative approach. The calculation must be done for the maximum input voltage where the peak switch current is highest.

$$I_{L} = I_{OUT} + \frac{\Delta I_{L}}{2} \tag{6}$$

$$I_{L} = I_{OUT} + \frac{\frac{V_{OUT}}{\eta} \times \left(1 - \frac{V_{OUT}}{V_{IN} \times \eta}\right)}{2 \times f \times L}$$
(7)

where

f = Converter switching frequency (typically 1.4MHz)

L = Inductor value

 η = Estimated converter efficiency (use the number from the efficiency curves or 0.80 as a conservative assumption)

Note: The calculation must be done for the maximum input voltage of the application

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current. A margin of 20% should be added to cover for load transients during operation.



8.2.1.2.3 Input and Output Capacitor Selection

For best output and input voltage filtering, low ESR ceramic capacitors are recommended. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. A $22\mu F$ or larger input capacitor is required. The output capacitor value can range from $2x22\mu F$ up to $150\mu F$. The recommended typical output capacitor value is $2x22\mu F$ and can vary over a wide range as outline in the output filter selection table.

8.2.1.2.4 Setting the Output Voltage

The output voltage is set by an external resistor divider according to the following equations:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right)$$
 (8)

$$R2 = \frac{V_{FB}}{I_{FB}} = \frac{0.8 \text{ V}}{5 \,\mu\text{A}} \approx 160 \text{ k}\Omega \tag{9}$$


$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R2 \times \left(\frac{V_{OUT}}{0.8V} - 1\right)$$
(10)

When sizing R2, in order to achieve low quiescent current and acceptable noise sensitivity, use a minimum of 5µA for the feedback current I_{FB}. Larger currents through R2 improve noise sensitivity and output voltage accuracy.


TEXAS INSTRUMENTS

8.2.1.3 Application Performance Curves

 $T_A = 25$ °C, $V_{IN} = 3.6$ V, VOUT = 1.8V, $L1 = 1\mu H$ (XAL4020-102), $C2 = 2x22\mu F$, unless otherwise noted.








Copyright © 2014, Texas Instruments Incorporated


Submit Documentation Feedback




8.2.2 2.5V to 5.5V Input, 1.2V Output Converter



8.2.3 3.0V to 5.5V Input, 2.6V Output Converter



8.2.4 5V Input, 3.3V Output Converter



Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



9 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 2.5V and 5.5V. If the input supply is located more than a few inches from the device, an additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47µF is a typical choice.

The average input current of the TPS62095 is calculated as:

$$I_{IN} = \frac{1}{\eta} \times \frac{V_{OUT} \times I_{OUT}}{V_{IN}} \tag{11}$$

10 Layout

10.1 Layout Guidelines

- It is recommended to place all components as close as possible to the IC. Specially, the input capacitor placement is closest to the PVIN and PGND pins of the device.
- Use wide and short traces for the main current paths to reduce the parasitic inductance and resistance, like the SW node.
- The VOS pin is noise sensitive and needs to be routed as short and directly to the output pin of the inductor and the output capacitor. This minimizes switch node jitter.
- The exposed thermal pad of the package, the AGND and the PGND should have a single joint connection at the exposed thermal pad of the package. To enhance heat dissipation of the device, the exposed thermal pad should be connected to bottom or internal layer ground planes using vias.
- The charge pump capacitor connected to CP and CN should be placed close to the IC to minimize coupling of switching waveforms into other traces and circuits.
- The capacitor on the SS pin and the FB resistors divider network should be placed close to the IC and connected directly to those pins and the AGND pin.
- Refer to Figure 26 for an example of component placement, routing and thermal design.

10.2 Layout Example




Figure 26. TPS62095 PCB Layout



10.3 Thermal Consideration

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component. The Thermal Information table provides the thermal metric of the device and its package based on JEDEC standard. For more details on how to use the thermal parameters in real applications, see the application notes: SZZA017 and SPRA953.



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Trademarks

DCS-Control is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 15-Aug-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS62095RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SMC	Samples
TPS62095RGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SMC	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 15-Aug-2022

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62095RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62095RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 20-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPS62095RGTR	VQFN	RGT	16	3000	552.0	346.0	36.0	
TPS62095RGTT	VQFN	RGT	16	250	552.0	185.0	36.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS62095RGTR	RGT	VQFN	16	3000	381	4.83	2286	0
TPS62095RGTT	RGT	VQFN	16	250	381	4.83	2286	0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated