











TPS7B70-Q1 SLVSEK5A - AUGUST 2018-REVISED OCTOBER 2018

TPS7B70-Q1 Automotive, 300-mA, 40-V, Low-IQ LDO With Power Good

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C4B
- **Device Junction Temperature Range:** -40°C to +150°C
- Maximum Output Current: 300 mA
- 4-V to 40-V Wide V_{IN} Input-Voltage Range With up to 45-V Transients
- Fixed 3.3-V and 5-V Outputs
- Maximum Dropout Voltage: 400 mV at 300 mA
- Stable With Output Capacitor in Wide Range of Capacitance (4.7 μ F to 500 μ F) and ESR (0.001 Ω to 20 Ω)
- Low Quiescent Current (I(Q))
 - < 4 µA When EN is Low (Shutdown Mode)
 - 19 µA Typical at Light Loads With VINT High
- Fully Adjustable Power-Good Threshold and Power-Good Delay Timing
- Low Input-Voltage Tracking to UVLO
- Integrated Fault Protection
 - Overload Current-Limit Protection
 - Thermal Shutdown
- 16-Pin HTSSOP PowerPAD™ Package
 - Thermal Resistance (R_{θ,JA}): 39.7°C/W

Applications

- Body Control Modules (BCM)
- EV and HEV Battery Management Systems
- Transmission Control Units (TCU)
- **Head Units**
- Electrical Power Steering (EPS)

3 Description

The TPS7B70-Q1 is a 300-mA, low-dropout linear regulator (LDO) that operates from an automotive battery. The device has only 19 µA of quiescent current at light loads. Thus, the TPS7B70-Q1 is an excellent selection to supply power to always-on components, such as microcontrollers (MCUs) and controller area network (CAN) transceivers.

The input voltage range of the TPS7B70-Q1 extends thru 40 V. This voltage helps the device withstand transient conditions, such as load-dump. The device also has a power good (PG) pin to tell the system when the output voltage is in regulation. To achieve the necessary operation, you can adjust the PG threshold voltage and delay. The threshold voltage of the PG signal is adjusted through external resistors. Adjust the delay with an external capacitor.

This device operates in ambient temperatures from -40°C to +125°C, and with junction temperatures from -40°C to +150°C. This device also has a thermally conductive package that enables sustained operation despite significant dissipation across the device, a typical property of off-battery operation. These features, along with included current limit and thermal shutdown protection, make the TPS7B70-Q1 an excellent selection to supply power to automotive system components.

Device Information⁽¹⁾

PART NUMBER	OUTPUT VOLTAGE	PACKAGE
TPS7B70-Q1	3.3 V or 5 V	HTSSOP (16)

(1) For all available packages, see the package option addendum at the end of the data sheet.

Typical Application






Table of Contents

1	Features 1		7.4 Device Functional Modes	
2	Applications 1	8	Application and Implementation	
3	Description 1		8.1 Application Information	. 14
4	Revision History2		8.2 Typical Application	. 14
5	Pin Configuration and Functions 3	9	Power Supply Recommendations	. 16
6	Specifications4	10	Layout	
	6.1 Absolute Maximum Ratings 4		10.1 Layout Guidelines	. 16
	6.2 ESD Ratings		10.2 Layout Example	. 16
	6.3 Recommended Operating Conditions	11	Device and Documentation Support	. 17
	6.4 Thermal Information		11.1 Documentation Support	. 17
	6.5 Electrical Characteristics5		11.2 Receiving Notification of Documentation Updates	s 17
	6.6 Switching Characteristics		11.3 Community Resources	. 17
	6.7 Typical Characteristics		11.4 Trademarks	. 17
7	Detailed Description		11.5 Electrostatic Discharge Caution	. 1
-	7.1 Overview		11.6 Glossary	. 13
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable	
	7.3 Feature Description		Information	. 17

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Original (August 2018) to Revision A

Page



5 Pin Configuration and Functions

DELAY



Pin Functions

Not to scale

9

GND

F	PIN		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
DELAY	8	0	Power-good delay adjustment pin. Connect this pin through a capacitor to ground to adjust the power-good delay time.
EN	2	I	Device enable pin. Pull this pin down to low-level voltage to disable the device. Pull this pin up to high-level voltage to enable the device.
GND	3, 4, 5, 6, 7, 9, 10, 12, 13	_	Ground reference
IN	1	1	Device input power supply pin
OUT	16	0	Device 3.3-V or 5-V regulated output-voltage pin
PG	14	0	Power-good pin. Open-drain output pin. Pull this pin up to V_{OUT} or to a reference through a resistor. When the output voltage is not ready, this pin is pulled down to ground.
PGADJ	15	0	Power-good threshold-adjustment pin. Connect a resistor divider between the PGADJ and OUT pins to set the power-good threshold. Connect this pin to ground to set the threshold to 91.6% of output voltage V _{OUT} .
VINT	11	I	Internal voltage rail. Tie this pin above 2 V for lowest I _{GND} .
PowerPAD	_	_	Solder thermal pad to board to improve the thermal performance.

Product Folder Links: TPS7B70-Q1



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

			MIN	MAX	UNIT
	Unregulated input	IN, EN	-0.3	45	V
	Power-good delay-timer output	DELAY	-0.3	7	V
	Regulated output	OUT	-0.3	7	V
	Power-good output voltage	PG	-0.3	7	V
	V-internal	VINT	-0.3	7	V
	Power-good threshold-adjustment voltage	PGADJ	-0.3	7	V
T _J	Operating junction temperature		-40	150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾		±2000	
V _(ESD)	Electrostatic discharge	Charried devices model (CDM) per AFC 0400 044	All pins	±500	V
	discriarge	Charged-device model (CDM), per AEC Q100-011	Corner pins (1, 14, 15, and 28)	±750	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
	Unregulated input	IN	4	40	V
	40-V pins	EN	0	V_{IN}	V
	Regulated output	OUT	0	5.5	V
	Power good	PG	0	5.5	V
	Low voltage pins	PGADJ, DELAY	0	5.5	V
I _{OUT}	Output current		0	300	mA
T _A	Ambient temperature		-40	125	°C
TJ	Junction temperature		-40	150	°C

6.4 Thermal Information

		TPS7B70-Q1	
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	39.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	28.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	23.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.1	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TPS7B70-Q1

⁽²⁾ All voltage values are with respect to ground.



6.5 Electrical Characteristics

 $T_J = -40^{\circ}C$ to 150°C, $V_{IN} = 14$ V, $C_{OUT} \ge 4.7~\mu$ F, and 1 m Ω < ESR < 20 Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOL	TAGE AND CURRENT (IN)					
I _(SLEEP)	Input sleep current	EN = off			4.5	μA
I _(GND)	Input quiescent current	$V_{IN} = V_{OUT} + 1 \text{ V to } 40 \text{ V, EN} = \text{on, VINT} > 2 \text{ V, } I_{OUT} < 1 \text{ mA, } -40^{\circ}\text{C} \le T_{J} \le 85^{\circ}\text{C}$		19	29.6	μΑ
V _(UVLO)	Undervoltage lockout, falling	Ramp V _{IN} down until output is turned off			2.6	V
V _(UVLO_HYST)	UVLO hysteresis			0.5		V
ENABLE INP	UT (EN)					
V_{IL}	Low-level input voltage				0.7	V
V _{IH}	High-level input voltage		2			V
V _{hys}	Hysteresis			150		mV
	OUTPUT (OUT)					
IV	Pogulated output	$V_{IN} = V_{OUT} + 1 \text{ V to } 40 \text{ V, } I_{OUT} = 0 \text{ mA to}$ 300 mA, $-40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	-2%		2%	
V _{OUT}	Regulated output	$V_{IN} = V_{OUT} + 1 \text{ V to } 40 \text{ V}, I_{OUT} = 0 \text{ mA to}$ 300 mA	-2.5%		2.5%	
$\Delta V_{OUT(\Delta VIN)}$	Line regulation	$V_{IN} = V_{OUT} + 1 V \text{ to } 40 V, I_{OUT} = 1 \text{ mA}$			10	mV
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	I _{OUT} = 1 mA to 300 mA			20	mV
V	Dropout voltage (V _{IN} – V _{OUT}) ⁽¹⁾⁽²⁾	I _{OUT} = 300 mA		300	400	mV
$V_{(dropout)}$	Diopout voltage (V _{IN} – V _{OUT})	I _{OUT} = 200 mA		170	325	IIIV
I _(LIM)	Output current limit	V _{OUT} shorted to ground, V _{IN} = 5.6 V	301	680	1000	mA
PSRR	Device a visit of the section (3)	I_{OUT} = 100 mA, C_{OUT} = 10 μ F, frequency (f) = 100 Hz		60		-ID
PSRR	Power-supply ripple rejection (3)	I_{OUT} = 100 mA, C_{OUT} = 10 μ F, frequency (f) = 100 kHz		40		dB
POWER GOO	DD (PG, PGADJ)					
V _{OL(PG)}	PG output, low voltage	I _{OL} = 5 mA, PG pulled low			0.4	V
I _{lkg(PG)}	PG pin leakage current	PG pulled to V_{OUT} through a 10-k Ω resistor			1	μΑ
V _(PG_TH)	Default power-good threshold	V _{OUT} powered above the internally set tolerance, PGADJ pin shorted to ground	88.6	91.6	93.6	% of V _{OUT}
V _(PG_HYST)	Power-good hysteresis	V _{OUT} falling below the internally set tolerance hysteresis		2		% of V _{OUT}

⁽¹⁾ This test is done with V_{OUT} in regulation, measuring the $V_{IN} - V_{OUT}$ when V_{OUT} drops by 100 mV from the rated output voltage at the specified load.

Product Folder Links: TPS7B70-Q1

Submit Documentation Feedback

Dropout is not measured for $V_{OUT} = 3.3 \text{ V}$ in this test because V_{IN} must be 4 V or greater for proper operation. Design information—not tested, determined by characterization.



Electrical Characteristics (continued)

 $T_J = -40$ °C to 150°C, $V_{IN} = 14$ V, $C_{OUT} \ge 4.7$ µF, and 1 m Ω < ESR < 20 Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
PGADJ	PGADJ									
V _(PGADJ_TH)	Switching voltage for the power- good adjust pin	V _{OUT} is falling	1.067	1.1	1.133	V				
POWER-GOO	DD DELAY				·					
I _(DLY_CHG)	DELAY capacitor charging current		3	5	10	μΑ				
V _(DLY_TH)	DELAY pin threshold to release PG high	Voltage at DELAY pin is ramped up	0.95	1	1.05	V				
I _(DLY_DIS)	DELAY capacitor discharging current	V _{DELAY} = 1 V	0.5			mA				
TEMPERATU	JRE				1					
T _(SD)	Junction shutdown temperature			175		°C				
T _(HYST)	Hysteresis of thermal shutdown			25		°C				

6.6 Switching Characteristics

 T_J = -40°C to 150°C, V_I = 14 V, C_O ≥ 4.7 μF , and 1 $m\Omega$ < ESR < 20 Ω (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER-GOO	D DELAY (DELAY)					
t _(DEGLITCH)	Power-good deglitch time			180	250	μs
t _(DLY_FIX)	Fixed power-good delay	No capacitor connect at DELAY pin		248	900	μs
t _(DLY)	Power-good delay	Delay capacitor value: C _(DELAY) = 100 nF		20		ms

Product Folder Links: TPS7B70-Q1



6.7 Typical Characteristics

 $T_J = -40^{\circ}\text{C}$ to 150°C, $V_{IN} = 14$ V, and $V_{EN} \ge 2$ V (unless otherwise noted)



Copyright © 2018, Texas Instruments Incorporated

Submit Documentation Feedback

STRUMENTS

Typical Characteristics (continued)

 $T_J = -40^{\circ}\text{C}$ to 150°C, $V_{IN} = 14 \text{ V}$, and $V_{EN} \ge 2 \text{ V}$ (unless otherwise noted)




Figure 7. Output Voltage vs Ambient Temperature




Figure 8. Output Voltage vs Input Voltage




Figure 9. Output Current Limit (I_{LIM}) vs Ambient **Temperature**





Figure 10. Load Regulation








Figure 12. PSRR vs Frequency


Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



Typical Characteristics (continued)

 $T_J = -40^{\circ}C$ to 150°C, $V_{IN} = 14$ V, and $V_{EN} \ge 2$ V (unless otherwise noted)



Copyright © 2018, Texas Instruments Incorporated

Figure 17. Line Transient


Submit Documentation Feedback

Figure 18. Line Transient



Typical Characteristics (continued)

 $T_J = -40^{\circ}\text{C}$ to 150°C, $V_{IN} = 14 \text{ V}$, and $V_{EN} \ge 2 \text{ V}$ (unless otherwise noted)






7 Detailed Description

7.1 Overview

The TPS7B70-Q1 is a 300-mA, 40-V monolithic low-dropout linear voltage regulator with adjustable power-good threshold functionality. This voltage regulator consumes only 19-µA quiescent current in light-load applications. Because of the adjustable power-good delay (also called power-on-reset delay) and the adjustable power-good threshold, this device is an excellent choice as a power supply for microprocessors and microcontrollers in automotive applications.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Device Enable (EN)

The EN pin is a high-voltage-tolerant pin. A high input activates the device and turns the regulator on. Connect this input pin to an external microcontroller or a digital control circuit to enable and disable the device, or connect to the IN pin for self-bias applications.

Product Folder Links: TPS7B70-Q1



Feature Description (continued)

7.3.2 Adjustable Power-Good Threshold (PG, PGADJ)

The PG pin is an open-drain output with an external pullup resistor to the regulated supply, and the PGADJ pin is a power-good threshold adjustment pin. Connecting the PGADJ pin to GND sets the power-good threshold value to the default, $V_{(PG_TH)}$. When V_{OUT} exceeds the default power-good threshold, the PG output turns high after the power-good delay has expired. When V_{OUT} falls below $V_{(PG_TH)} - V_{(PG_HYST)}$, the PG output turns low after a short deglitch time.

The power-good threshold is also adjustable from 1.1 V to 5 V by using an external resistor divider between PGADJ and OUT. Equation 1 calculates the threshold:

$$\begin{split} &V_{(PG_ADJ)\,falling} = V_{(PGADJ_TH)\,falling} \times \frac{R1 + R2}{R2} \\ &V_{(PG_ADJ)\,risng} = & \left[V_{(PGADJ_TH)\,falling} + 26\,\text{mV}\,\left(\text{typ}\right) \right] \times \frac{R1 + R2}{R2} \end{split}$$

where:

- ullet $V_{(PG_ADJ)}$ is the adjustable power-good threshold
- V_(PG_REF) is the internal comparator reference voltage of the PGADJ pin, 1.1 V typical, 2% accuracy specified under all conditions

By setting the power-good threshold $V_{(PG_ADJ)}$ when V_{OUT} exceeds this threshold, the PG output turns high after the power-good delay has expired. When V_{OUT} falls below $V_{(PG_ADJ)} - V_{(PG_HYST)}$, the PG output turns low after a short deglitch time. Figure 21 shows a block diagram of this threshold.




Figure 21. Adjustable Power-Good Threshold

7.3.3 Adjustable Power-Good Delay Timer (DELAY)

The power-good delay, $t_{(DLY)}$, is the time from when PGADJ is greater than $V_{(PG,REF)}$ until the PG pin goes high. The power-good delay is a function of the value of the external capacitor that is connected to the DELAY pin (C_{DELAY}) . Connecting an external capacitor from this pin to GND sets the power-good delay. The constant current charges an external capacitor until the voltage exceeds a threshold to trip an internal comparator, and Equation 2 determines the power-good delay. Figure 22 illustrates a timing diagram for power-good power-up conditions.

$$t_{(DLY)} = \frac{C_{DELAY} \times 1 V}{5 \mu A}$$

where

- t_(DLY) is the adjustable power-good delay
- C_{DELAY} is the value of the power-good delay capacitor

(2)



Feature Description (continued)




Figure 22. Power-Up and Conditions for Activation of Power Good

If the DELAY pin is open, the default delay time is $t_{(DLY\ FIX)}$.

7.3.4 Undervoltage Shutdown

This device has an integrated undervoltage lockout (UVLO) circuit that shuts down the output if the input voltage falls below an internal UVLO threshold, $V_{(UVLO)}$. The UVLO circuit makes sure that the regulator does not latch into an unknown state during low-input-voltage conditions. If the input voltage has a negative transient that drops below the UVLO threshold and recovers, the regulator shuts down and powers up with a normal power-up sequence after the input voltage rises above the required level.

7.3.5 Current Limit

The TPS7B70-Q1 has current-limit protection to keep the device in a safe operating area when an overload or output short-to-ground condition occurs. This feature protects the device from excessive power dissipation. For example, during a short-circuit condition on the output, fault protection limits the current through the pass element to $I_{(LIM)}$ to protect the device from excessive power dissipation.

7.3.6 Thermal Shutdown

This device incorporates a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature must not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output turns off. When the junction temperature falls below $T_{(SD)} - T_{(HYST)}$, the output turns on again.

7.4 Device Functional Modes

7.4.1 Operation With Input Voltage Less Than 4 V

The device normally operates with input voltages above 4 V. The device can also operate at lower input voltages; the maximum UVLO voltage is 2.6 V. At input voltages below the actual UVLO voltage, the device does not operate.

7.4.2 Operation With Input Voltage Greater Than 4 V

If the input voltage is greater than the output set value plus the device dropout voltage when the input voltage is greater than 4 V, then the output voltage is equal to the set value. Otherwise, the output voltage is equal to the input voltage minus the dropout voltage.

Product Folder Links: TPS7B70-Q1

Submit Documentation Feedback



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS7B70-Q1 is a 300-mA low-dropout linear regulator with ultra-low quiescent current. The PSpice transient model is available for download on the product folder and can be used to evaluate the basic function of the device.

8.2 Typical Application

Figure 23 shows a typical application circuit for the TPS7B70-Q1. Different values of external components can be used, depending on the end application. An application may require a larger output capacitor during fast load steps to prevent a large drop on the output voltage. Use a low-ESR ceramic capacitor with a dielectric of type X7R.




Figure 23. Supply Power to an MCU

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



Typical Application (continued)

8.2.1 Design Requirements

For this design, the TPS7B70-Q1 must be able to supply a CAN transceiver and an MCU from a 12-V automotive battery. To provide good MCU operation, the PG pin must trip when the output is at 95% of the nominal value. The PG pin must have a 20-ms delay in order to avoid shutting down as a result of temporary glitches.

8.2.2 Detailed Design Procedure

8.2.2.1 Input Capacitor

A 10- μ F capacitor in parallel with a 0.1- μ F ceramic bypass capacitor is placed at the input in order to keep the input voltage stable. The input can tolerate transients up to 40 V, so the input capacitors have a 50-V voltage rating.

8.2.2.2 Output Capacitor

For this application, a 10-μF X7R ceramic capacitor is used to provide good output transient performance and good loop stability.

8.2.2.3 Power-Good Threshold

The power-good threshold is set by connecting PGADJ to GND, or by connecting PGADJ to a resistor divider from OUT to GND. The *Adjustable Power-Good Threshold (PG, PGADJ)* section provides the method to setup the power-good threshold. Rearranging Equation 1 yields Equation 3, and solves the values of R1 and R2 that are needed to get the 95% falling threshold. In this design, R2 is a 10-k Ω resistor. Solving Equation 3 for R1 gives a value of 33.18 k Ω . This value is not a standard 1% resistor value, so a 31.6-k Ω resistor is chosen for R1.

$$R1 = R2 \left(\frac{V_{(PGADJ)falling}}{V_{(PTGADJ_TH)falling}} \right)$$
(3)

8.2.2.4 Power-Good Delay, t_(DLY)

Set the power-good delay with an external capacitor (C_{DELAY}) to ground. Calculate the correct capacitance with Equation 2. This application requires a delay of 20 ms, so solve for the correct capacitance required to get this delay. As shown in Equation 4, rearrange Equation 2 to solve for C_{DELAY} .

$$C_{DELAY} = t_{DLY} \times 5\mu A \tag{4}$$

8.2.3 Application Curve




Figure 24. Power-Up Waveform

Submit Documentation Feedback



9 Power Supply Recommendations

The device is designed to operate from an input-voltage supply range from 4 V to 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B70-Q1, add a capacitor with a value of \geq 10 μ F with a 0.1- μ F ceramic bypass capacitor in parallel at the input.

10 Layout

10.1 Layout Guidelines

For LDO power supplies, especially high-voltage and high-current supplies, layout is an important step. If the layout is not carefully designed, the regulator cannot deliver enough output current because of thermal limitations. To improve the thermal performance of the device and maximize the current output at high ambient temperature, spread out the thermal pad as much as possible, and put enough thermal vias on the thermal pad. Figure 25 shows an example layout.

10.2 Layout Example




Figure 25. Layout Example

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, TPS7B70EVM-008 Evaluation Module user's guide

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Product Folder Links: TPS7B70-Q1



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7B7033QPWPRQ1	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	7B7033Q	Samples
TPS7B7050QPWPRQ1	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	7B7050Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7B7033QPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7B7050QPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7B7033QPWPRQ1	HTSSOP	PWP	16	2000	350.0	350.0	43.0
TPS7B7050QPWPRQ1	HTSSOP	PWP	16	2000	350.0	350.0	43.0

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated