www.ti.com

SNAS475A - MARCH 2009-REVISED APRIL 2013

## Boomer® Audio Power Amplifier Series Mono Class AB Audio Subsystem with a True LM49101 **Ground Headphone Amplifier and Earpiece Switch**

Check for Samples: LM49101, LM49101TMEVAL

#### **FEATURES**

- Differential Mono Input and Stereo Single-**Ended Input**
- Separate Earpiece (Receiver) Differential Input
- **Analog Switch for a Separate Earpiece Path**
- 32-Step Digital Volume Control (-80 to +18dB)
- Three Independent Volume Channels (Left, Right, Mono)
- **Separate Headphone Volume Control**
- Flexible Output for Speaker and Headphone Output
- **True Ground Headphone Amplifier Eliminates** Large DC Blocking Capacitors Reducing PCB Space and Cost
- **Hardware Reset Function**
- **RF Immunity Topology**
- "Click and Pop" Suppression Circuitry
- **Thermal Shutdown Protection**
- Micro-Power Shutdown
- I<sup>2</sup>C Control Interface
- Available in Space-Saving DSBGA Package

## **KEY SPECIFICATIONS**

- Supply Voltage (V<sub>DD</sub>LS): 2.7V ≤ V<sub>DD</sub>LS ≤ 5.5V
- Supply Voltage (V<sub>DD</sub>HP): 1.8V ≤ V<sub>DD</sub>HP ≤ 2.9V
- $I^2C$  Supply Voltage:  $1.7V \le I^2CV_{DD} \le 5.5V$
- Output Power,  $V_{DD}LS = 5V$ ,  $V_{DD}HP = 2.75V$ , 1% THD+N
  - $R_L = 8\Omega$  Speaker 1.3W (Typ)
  - $R_L$  = 32Ω Headphone 45mW (Typ)
- Output Power  $V_{DD}LS = 3.3V$ ,  $V_{DD}HP = 2.75V$ , 1% THD+N
  - $R_L = 8\Omega$  Speaker 540W (Typ)
  - $R_1 = 32\Omega$  Headphone 40mW (Typ)
- PSRR: V<sub>DD</sub> = 3.3V, 217Hz Ripple, Mono In: 90dB (Typ)
- Shutdown Power Supply Current: 0.01µA (Typ)

#### APPLICATIONS

- **Portable Electronic Devices**
- **Mobile Phones**
- **PDAs**

#### DESCRIPTION

The LM49101 is a fully integrated audio subsystem with a mono power amplifier capable of delivering 540mW of continuous average power into an 8Ω BTL speaker load with 1% THD+N using a 3.3V supply. The LM49101 includes a separate stereo headphone amplifier that can deliver 44mW per channel into 32Ω loads using a 2.75V supply.

The LM49101 has four input channels. A pair of single-ended inputs and a fully differential input channel with volume control and amplification stages. Additionally, a bypass differential input is available that connects directly to the mono speaker outputs through an analog switch without any amplification or volume control stages. The LM49101 features a 32-step digital volume control on the input stage and an 8-step digital volume control on the headphone output stage.

The digital volume control and output modes, programmed through a two-wire I<sup>2</sup>C compatible interface, allows flexibility in routing and mixing audio channels.

The LM49101 is designed for cellular phones, PDAs, and other portable handheld applications. The high level of integration minimizes external components. The True Ground headphone amplifier eliminates the physically large DC blocking output capacitors reducing required board space and reducing cost.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



## **Typical Application**




Figure 1. Typical Audio Application Circuit

## **Connection Diagram**

#### **Top View** 5 [BYPASS] BIAS MIN+ MIN-UN+/ HW 4 $V_{DD}HP$ HPGND I RIN MONO-RESET 3 HPR HPL GND SCL GND 2 1 I2CVDD I VDDLS C1P SDA 1 VDDCP [BYPASS] [CPGND] C1N (MONO+) \_IN- / Α В С D Ε

Figure 2. 25 Bump DSBGA Package See Package Number YFQ0025BCA




## **Table 1. Bump Descriptions**

Bump	Name	Pin Function	Туре
A1	CPGND	Charge pump ground terminal	Ground
A2	V <sub>SS</sub> CP	Negative charge pump power supply	Power Output
А3	HPR	Right headphone output	Analog Output
A4	V <sub>DD</sub> HP	Headphone amplifier power supply	Power Input
A5	MIN+	Positive input pin for the mono, differential input	Analog Input
B1	C1N	Negative terminal of the charge pump flying capacitor	Analog Output
B2	C1P	Positive terminal of the charge pump flying capacitor	Analog Output
В3	HPL	Left headphone output	Analog Output
B4	HPGND	Headphone signal ground	Ground
B5	MIN-	Negative input pin for the mono, differential input	Analog Input
C1	V <sub>DD</sub> CP	Charge pump power supply	Power Input
C2	SDA	I <sup>2</sup> C data	Digital Input
C3	GND	Ground	Ground
C4	RIN	Single-ended input for the right channel	Analog Input
C5	LIN	Single-ended input for the left channel	Analog Input
D1	BYPASS_IN-	Earpiece negative input, bypass volume control and amplifier	Analog Input
D2	I <sup>2</sup> CV <sub>DD</sub>	I <sup>2</sup> C power supply	Power Input
D3	SCL	I <sup>2</sup> C clock	Digital Input
D4	HW RESET	Hardware reset function, active low. When pin is low (<0.6V) the LM49101 goes into shutdown mode and will remain in shutdown mode until pin goes to logic high (>1.6V) and is activated by I <sup>2</sup> C control. When reset all registers are set to the default value of 0.	Digital Input
D5	BYPASS_IN+	Earpiece positive input, bypass volume control and amplifier	Analog Input
E1	MONO+	Positive loudspeaker output	Analog Output
E2	V <sub>DD</sub> LS	Main power supply	Power Input
E3	GND	Ground	Ground
E4	MONO-	Negative loudspeaker output	Analog Output
E5	BIAS	Half-supply bias, capacitor bypassed	Analog Output



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.





# Absolute Maximum Ratings (1)(2)(3)(4)

Supply Voltage (Loudspeaker, V <sub>DD</sub> LS)		6.0V
Supply Voltage (Headphone, V <sub>DD</sub> HP)		3.0V
Storage Temperature		−65°C to +150°C
Voltage at Any Input Pin		GND - 0.3 to V <sub>DD</sub> LS + 0.3
Power Dissipation (5)		Internally Limited
ESD Rating <sup>(6)</sup>		2000V
ESD Rating <sup>(7)</sup>		200V
Junction Temperature (T <sub>JMAX</sub> )		150°C
October and of constitute	Vapor Phase (60sec.)	215°C
Soldering Information	Infrared (15sec.)	220°C
Thermal Resistance	θ <sub>JA</sub> <sup>(8)</sup>	51°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified
- (2) The Electrical Characteristics tables list specified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) See AN-1112 "Micro SMD Wafer Level Chip Scale Package" ().
- (4) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (5) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>JMAX</sub>, θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation is P<sub>DMAX</sub> = (T<sub>JMAX</sub> T<sub>A</sub>) / θ<sub>JA</sub> or the number given in Absolute Maximum Ratings, whichever
- 6) Human body model, applicable std. JESD22-A114C.
- (7) Machine model, applicable std. JESD22-A115-A.
- (8) The given  $\theta_{JA}$  is for an LM49101 mounted on a demonstration board.

## **Operating Ratings**

Temperature Range $(T_{MIN} \le T_A \le T_{MAX})$	-40°C ≤ T <sub>A</sub> ≤ 85°C
Supply Voltage (V <sub>DD</sub> LS)	$2.7V \le V_{DD}LS \le 5.5V$
Supply Voltage (V <sub>DD</sub> HP)	$1.8V \le V_{DD}HP \le 2.9V$ $V_{DD}HP \le V_{DD}LS$
Supply Voltage (V <sub>DD</sub> CP)	$V_{DD}CP = V_{DD}HP$
Supply Voltage (I <sup>2</sup> CV <sub>DD</sub> )	$1.7V \le I^2CV_{DD} \le 5.5V$
Supply voltage (I CVDD)	$I^2CV_{DD} \le V_{DD}LS$



# Electrical Characteristics $V_{DD}LS = 3.3V$ , $V_{DD}HP = 2.75V^{(1)(2)}$

The following specifications apply for  $V_{DD}LS = 3.3V$ ,  $V_{DD}HP = 2.75V$ ,  $T_A = 25^{\circ}C$ , all volume controls set to 0dB, unless otherwise specified. LS = Loudspeaker, HP = Headphone, EP = Earpiece.

Parameter		T 10 III	LM4	Units	
		Test Conditions	Typ <sup>(3)</sup>	Limits <sup>(4)</sup>	(Limits)
		V <sub>IN</sub> = 0, No Load		1	
		EP Receiver (Output Mode Bit EP Bypass = 1)	0.03	0.045	mA (max)
		LS only (Mode 1), GAMP_SD = 0 VDDLS VDDHP	2.5 0	4.2	mA (max) mA
		LS only (Mode 1), GAMP_SD = 1 VDDLS VDDHP	2 0		mA mA
I <sub>DD</sub>	Quiescent Power Supply Current	HP only (Mode 8), GAMP_SD = 0 VDDLS VDDHP VDDLS +VDDHP	1.6 3.1	2.0 4.5 6.45	mA (max) mA (max) mA (max)
		HP only (Mode 8), GAMP_SD = 1 VDDLS VDDHP	2.8 3.3		mA mA
		LS+HP (Mode 10), GAMP_SD = 0 VDDLS VDDHP VDDLS +VDDHP	2.8 3.1	3.8 4.5 8	mA (max) mA (max) mA (max)
I <sub>SD</sub>	Shutdown Current	Power_On = 0	0.01	2	μA (max)
Vos	Output Offset Voltage	$V_{IN} = 0V$ , Mode 10 LS output, $R_L = 8\Omega$ BTL HP output, $R_L = 32\Omega$ SE	2.5 0.5	22 5	mV (max) mV (max)
Ь	Outsid Barries	LS output, Mode 1, $R_L = 8\Omega$ BTL THD+N = 1%, f = 1kHz, LS_Gain = 6dB	540	480	mW (min)
P <sub>O</sub>	Output Power	HP output, Mode 8, $R_L = 32Ω$ SE THD+N = 1%, f = 1kHz	44	40	mW (min)
TUD. N	Total Harmania Distortion + Naisa	LS output, $f = 1kHz$ , $R_L = 8\Omega$ BTL $P_O = 250$ mW, Mode 1, LS_Gain = 6dB	0.065		%
THD+N	Total Harmonic Distortion + Noise	HP output, f = 1kHz, $R_L = 32\Omega$ SE $P_O = 20$ mW, Mode 8	0.015		%
SNR	Signal to Naiga Dati-	LS output, f = 1kHz, Mode 1  V <sub>REF</sub> = V <sub>OUT</sub> (1%THD+N)  Vol. Gain & LS_GAIN = 0dB  A-Wtg, LIN & RIN AC terminated	105		dB
	Signal-to-Noise Ratio	HP output, f = 1kHz, Mode 8  V <sub>REF</sub> = V <sub>OUT</sub> (1%THD+N)  Vol. Gain = 0dB, A-weighted  LIN & RIN AC terminated	100		dB

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified

<sup>(2)</sup> The Electrical Characteristics tables list specified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

<sup>(3)</sup> Typical values represent most likely parametric norms at T<sub>A</sub> = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

<sup>(4)</sup> Datasheet min/max specification limits are specified by test or statistical analysis.





# Electrical Characteristics $V_{DD}LS = 3.3V$ , $V_{DD}HP = 2.75V^{(1)(2)}$ (continued)

The following specifications apply for  $V_{DD}LS=3.3V$ ,  $V_{DD}HP=2.75V$ ,  $T_A=25^{\circ}C$ , all volume controls set to 0dB, unless otherwise specified. LS = Loudspeaker, HP = Headphone, EP = Earpiece.

Parameter		Test Conditions	LM49101		Units		
		Test Conditions	Typ <sup>(3)</sup>	Limits <sup>(4)</sup>	(Limits)		
		$V_{RIPPLE}$ on $V_{DD}LS = 200 mV_{PP}$ , $f_{RIPPLE} = 217 Hz$ , $C_B = 2.2 \mu F$ All inputs AC terminated to GND, output referred					
		LS: Mode 1, 5, 9, 13, R <sub>L</sub> = 8Ω BTL	90		dB (max)		
PSRR	Power Supply Rejection Ratio	LS: Mode 2, 6, 10 ,14, $R_L = 8\Omega$ BTL	75		dB (max)		
		HP: Mode 4, 5, 6, 7, $R_L = 32Ω$ SE	85		dB (max)		
		HP: Mode 8, 9, 10, 11, $R_L = 32Ω$ SE	81		dB (max)		
CMRR	Common-Mode Rejection Ratio	$ f = 217 \text{Hz}, V_{\text{CM}} = 1 V_{\text{P-P}} \\ \text{LS: } R_{\text{L}} = 8 \Omega \text{ BTL}, \text{ Mode 1} \\ \text{HP: } R_{\text{L}} = 32 \Omega \text{ SE}, \text{ Mode 4} $	60 60		dB dB		
X <sub>TALK</sub>	Crosstalk	HP P <sub>O</sub> = 20mW f = 1kHz, Mode 8	72		dB		
7	MINI LINI and DINI Input Impedance	Maximum Gain setting	12.5	10 15	KΩ (min) KΩ (max)		
Z <sub>IN</sub>	MIN, LIN, and RIN Input Impedance	Maximum Attenuation setting	110	90 130	$K\Omega$ (min) $K\Omega$ (max)		
R <sub>ON</sub>	On Resistance	Analog Switch On	3.4		Ω		
VOL	Digital Volume Control Range	Maximum Gain Maximum Attenuation	18 –80		dB dB		
VOL	Volume Control Step Size Error		±0.02		dB		
т	Wake Up Time from Shutdown	C <sub>B</sub> = 2.2μF, HP, Normal Turn-On Mode	30		ms		
T <sub>WU</sub>	Wake-Up Time from Shutdown	C <sub>B</sub> = 2.2μF, HP, Fast Turn-On Mode	15		ms		





# Electrical Characteristics $V_{DD}LS = 5.0V$ , $V_{DD}HP = 2.75V^{(1)(2)}$

The following specifications apply for  $V_{DD}LS = 5.0V$ ,  $V_{DD}HP = 2.75V$ ,  $T_A = 25^{\circ}C$ , all volume controls set to 0dB, unless otherwise specified. LS = Loudspeaker, HP = Headphone, EP = Earpiece.

B		T 10 III	LM49101		Units
	Parameter	Test Conditions	Typ <sup>(3)</sup>	Limits (4)	(Limits)
		V <sub>IN</sub> = 0, No Load		,	
		EP Receiver (Output Mode Bit EP Bypass = 1)	0.05	0.07	mA (max)
		LS only (Mode 1), GAMP_SD = 0 VDDLS VDDHP	2.9 0	4.4	mA (max) mA
		LS only (Mode 1), GAMP_SD = 1 VDDLS VDDHP	2.1 0		mA mA
DD	Quiescent Power Supply Current	HP only (Mode 8), GAMP_SD = 0 VDDLS VDDHP VDDLS+VDDHP	1.8 3.1	2.15 4.5 6.6	mA (max) mA (max) mA (max)
		HP only (Mode 8), GAMP_SD = 1 VDDLS VDDHP	1.3 3.1		mA mA
		LS+HP only (Mode 10), GAMP_SD = 0 VDDLS VDDHP VDDLS+VDDHP	3 3.1	4.1 4.5 8.35	mA (max) mA (max) mA (max)
SD	Shutdown Current	Power_On = 0	0.01	2	μA (max)
V <sub>os</sub>	Output Offset Voltage	$V_{IN} = 0V$ , Mode 10 LS output, $R_L = 8\Omega$ BTL HP output, $R_L = 32\Omega$ SE	2.5 0.5	22 5	mV (max) mV (max)
5	Output Davies	LS output, Mode 1, $R_L = 8\Omega$ BTL THD+N = 1%, f = 1kHz, LS_Gain = 6dB	1.3		W
<b>°</b> 0	Output Power	HP output, Mode 8, $R_L = 32Ω$ SE THD+N = 1%, $f = 1kHz$	45		mW
FLID . NI	Total Hammania Distantian , Naisa	LS output, $f = 1kHz$ , $R_L = 8\Omega$ BTL $P_O = 600$ mW, Mode 1, LS_Gain = 6dB	0.055		%
THD+N Total Ha	Total Harmonic Distortion + Noise	HP output, f = 1kHz, $R_L = 32Ω$ SE $P_O = 20mW$ , Mode 8	0.015		%
SNR	Cignal to Naigo Datia	LS output, f = 1kHz, Mode 1  V <sub>REF</sub> = V <sub>OUT</sub> (1%THD+N)  Vol. Gain & LS_GAIN = 0dB  A-Wtg, LIN & RIN AC terminated	108		dB
	Signal-to-Noise Ratio	HP output, f = 1kHz, Mode 8  V <sub>REF</sub> = V <sub>OUT</sub> (1%THD+N)  Vol. Gain = 0dB, A-weighted  LIN & RIN AC terminated	100		dB

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified

<sup>(2)</sup> The Electrical Characteristics tables list specified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

<sup>(3)</sup> Typical values represent most likely parametric norms at T<sub>A</sub> = +25°C, and at the *Recommended Operation Conditions* at the time of product characterization and are not ensured.

<sup>(4)</sup> Datasheet min/max specification limits are specified by test or statistical analysis.



# Electrical Characteristics $V_{DD}LS = 5.0V$ , $V_{DD}HP = 2.75V^{(1)(2)}$ (continued)

The following specifications apply for  $V_{DD}LS = 5.0V$ ,  $V_{DD}HP = 2.75V$ ,  $T_A = 25^{\circ}C$ , all volume controls set to 0dB, unless otherwise specified. LS = Loudspeaker, HP = Headphone, EP = Earpiece.

Danamatan	Took Conditions	LM4	9101	Units		
Parameter	rest Conditions	Typ <sup>(3)</sup>	Limits (4)	(Limits)		
	V <sub>RIPPLE</sub> on V <sub>DD</sub> LS = 200mV <sub>PP</sub> , f <sub>RIPPLE</sub> = 217Hz, C <sub>B</sub> = 2.2μF All inputs AC terminated to GND, output referred					
	LS: Mode 1, 5, 9, 13, R <sub>L</sub> = 8Ω BTL	90		dB		
Power Supply Rejection Ratio	LS: Mode 2, 6, 10, 14, R <sub>L</sub> = 8Ω BTL	74		dB		
	HP: Mode 4, 5, 6, 7, R <sub>L</sub> = 32Ω SE	84		dB		
	HP: Mode 8, 9, 10, 11, R <sub>L</sub> = 32Ω SE	79		dB		
Common-Mode Rejection Ratio	$ f = 217 \text{Hz}, V_{\text{CM}} = 1 V_{\text{P-P}} \\ \text{LS: } R_{\text{L}} = 8\Omega \text{ BTL}, \text{ Mode 1} \\ \text{HP: } R_{\text{L}} = 32\Omega \text{ SE}, \text{ Mode 4} $	60 60		dB dB		
Crosstalk	HP P <sub>O</sub> = 20mW, f = 1kHz, Mode 8	72		dB		
MINI LINI and DINI and large days	Maximum Gain setting	12.5	10 15	KΩ (min) KΩ (max)		
Milin, Lilin, and Riln input impedance	Maximum Attenuation setting	110	90 130	KΩ (min) KΩ (max)		
On Resistance	Analog Switch On	2		Ω		
Digital Volume Control Range	Maximum Gain Maximum Attenuation	18 –80		dB dB		
Volume Control Step Size Error		±0.02		dB		
Walta Ha Tima from Chutdaur	C <sub>B</sub> = 2.2μF, HP, Normal Turn-On Mode	30		ms		
wake-up time from Shutdown	C <sub>B</sub> = 2.2µF, HP, Fast Turn-On Mode	15		ms		
	Crosstalk  MIN, LIN, and RIN Input Impedance  On Resistance  Digital Volume Control Range	$V_{RIPPLE} \text{ on } V_{DD}LS = 200\text{mV}_{PP}, \ f_{RIPPLE} = 217\text{H}_{All} \ \text{inputs AC terminated to GND, output refer}_{LS: \ \text{Mode } 1, 5, 9, 13, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{HP: \ \text{Mode } 4, 5, 6, 7, \ R_L = 32\Omega \ \text{SE}}_{HP: \ \text{Mode } 8, 9, 10, 11, \ R_L = 32\Omega \ \text{SE}}_{HP: \ \text{Mode } 8, 9, 10, 11, \ R_L = 32\Omega \ \text{SE}}_{LS: \ R_L = 8\Omega \ \text{BTL}}_{LS: \ R_L = 8\Omega \ \text{BTL}}_{HP: \ \text{Mode } 1, 5, 9, 13, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 1, 5, 9, 13, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}_{LS: \ \text{Mode } 2, 6, 10, 14, \ R_L = 8\Omega \ \text{BTL}_{LS: \ \text{Mode } 2, 10, 10, 14, \ R_L = 32\Omega \ \text{SE}_{LS: \ \text{Mode } 2, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			



## $I^{2}C$ Interface $2.2V \le I^{2}C_{DD} \le 5.5V^{(1)(2)}$

The following specifications apply for  $V_{DD}LS = 5.0V$  and 3.3V,  $2.2V \le I^2C_{-}V_{DD} \le 5.5V$ ,  $T_A = 25^{\circ}C$ , unless otherwise specified.

	Damamatan	Tool Conditions	L	LM49101	
	Parameter	Test Conditions	Typ <sup>(3)</sup>	Limits <sup>(4)(5)</sup>	(Limits)
t <sub>1</sub>	I <sup>2</sup> C Clock Period			2.5	μs (min)
t <sub>2</sub>	I <sup>2</sup> C Data Setup Time			100	ns (min)
t <sub>3</sub>	I <sup>2</sup> C Data Stable Time			0	ns (min)
t <sub>4</sub>	Start Condition Time			100	ns (min)
t <sub>5</sub>	Stop Condition Time			100	ns (min)
t <sub>6</sub>	I <sup>2</sup> C Data Hold Time			100	ns (min)
V <sub>IH</sub>	I <sup>2</sup> C Input Voltage High			0.7xl <sup>2</sup> CV <sub>DD</sub>	V (min)
$V_{IL}$	I <sup>2</sup> C Input Voltage Low			0.3xl <sup>2</sup> CV <sub>DD</sub>	V (max)

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified
- (2) The Electrical Characteristics tables list specified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) Human body model, applicable std. JESD22-A114C.
- (4) Datasheet min/max specification limits are specified by test or statistical analysis.
- (5) Refer to the I<sup>2</sup>C timing diagram, Figure 39.

## $I^{2}C$ Interface 1.7V $\leq I^{2}C_{DD} \leq 2.2V^{(1)(2)}$


The following specifications apply for  $V_{DD}LS = 5.0V$  and 3.3V,  $T_A = 25^{\circ}C$ ,  $1.7V \le I^2C_{DD} \le 2.2V$ , unless otherwise specified.


	Danamatan	Total Occupitations		LM49101		
	Parameter	Test Conditions	Typ <sup>(3)</sup>	Limits <sup>(4)(5)</sup>	(Limits)	
t <sub>1</sub>	I <sup>2</sup> C Clock Period			2.5	μs (min)	
t <sub>2</sub>	I <sup>2</sup> C Data Setup Time			250	ns (min)	
t <sub>3</sub>	I <sup>2</sup> C Data Stable Time			0	ns (min)	
$t_4$	Start Condition Time			250	ns (min)	
t <sub>5</sub>	Stop Condition Time			250	ns (min)	
t <sub>6</sub>	I <sup>2</sup> C Data Hold Time			250	ns (min)	
$V_{IH}$	I <sup>2</sup> C Input Voltage High			0.7xl <sup>2</sup> CV <sub>DD</sub>	V (min)	
V <sub>IL</sub>	I <sup>2</sup> C Input Voltage Low			0.3xl <sup>2</sup> CV <sub>DD</sub>	V (max)	


- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified
- (2) The Electrical Characteristics tables list specified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) Typical values represent most likely parametric norms at T<sub>A</sub> = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.
- (4) Datasheet min/max specification limits are specified by test or statistical analysis.
- (5) Refer to the I<sup>2</sup>C timing diagram, Figure 39.





## **Typical Performance Characteristics**



















FREQUENCY (Hz) Figure 9.






Figure 10.



THD+N vs Frequency  $V_{DD}LS$  = 5V,  $V_{DD}HP$  = 2.75V,  $R_L$  = 8 $\Omega$  BTL,  $R_L$  = 32 $\Omega$  SE,  $P_O$  = 600mW BTL,  $P_O$  = 20mW/Ch SE, Mode 5 (Mono) LS (EP Mode) = 0, 80kHz BW

Figure 11.



THD+N vs Frequency  $V_{DD}LS$  = 5V,  $V_{DD}HP$  = 2.75V,  $R_L$  = 32 $\Omega$  SE,  $P_O$  = 20mW/Ch, Mode 8 (Left/Right), 80kHz BW 20





Figure 12.


THD+N vs Frequency  $\begin{aligned} &\text{THD+N vs Frequency} \\ &\text{V}_{\text{DD}}\text{LS} = 5\text{V}, &\text{V}_{\text{DD}}\text{HP} = 2.75\text{V}, &\text{R}_{\text{L}} = 8\Omega \text{ BTL}, &\text{R}_{\text{L}} = 32\Omega \text{ SE}, \\ &\text{P}_{\text{O}} = 600\text{mW BTL}, &\text{P}_{\text{O}} = 20\text{mW/Ch SE}, &\text{Mode 10 (L/R)} \\ &\text{LS (EP Mode)} = 0, &\text{80kHz BW} \end{aligned}$ 




FREQUENCY (Hz)


Figure 14.







THD+N vs Output Power  $LS = 3.3V \& 5V, V_{DD}HP = 2.75V, f = 1kHz,$   $LS = 8\Omega$  BTL, Mode 5 (Mono), 80kHz BW



THD+N vs Output Power  $V_{DD}LS = 3.3V \& 5V$ , f = 1kHz,  $R_L = 8\Omega$  BTL Mode 2 (Left + Right), 80kHz BW





Figure 16.






Figure 18.

# THD+N vs Output Power $V_{DD}LS=3.3V,\,V_{DD}HP=1.8V$ & 2.75V, f = 1kHz, $R_L=32\Omega$ SE, Mode 10 (Left/Right), 80kHz BW





Figure 20.





FREQUENCY (Hz) Figure 21.








Figure 22.






FREQUENCY (Hz) Figure 23.






FREQUENCY (Hz) Figure 24.

# PSRR vs Frequency $\begin{aligned} &\text{PSRR vs Frequency} \\ &\text{V}_{\text{DD}} \text{LS} = 3.3 \text{V}, \, \text{V}_{\text{DD}} \text{HP} = 1.8 \text{V}, \, \text{V}_{\text{RIPPLE}} \text{HP} = 200 \text{mV}_{\text{PP}}, \\ &\text{R}_{\text{L}} = 32 \Omega \,\, \text{SE}, \,\, \text{Mode 4 (Mono), 80kHz BW} \end{aligned}$



FREQUENCY (Hz) Figure 25.


# PSRR vs Frequency $V_{DD}LS = 3.3V,\,V_{DD}HP = 1.8V,\,V_{RIPPLE}HP = 200mV_{PP},\,R_L = 32\Omega$ SE, Mode 8 (Left/Right), 80kHz BW





FREQUENCY (Hz)

Figure 26.















Figure 29.














Figure 33.






Figure 35.









Figure 34.

# Supply Current vs Supply Voltage ( $V_{DD}LS$ ) $V_{DD}HP = 2.75V$ , No Load, Gain\_SD = 0 or 1 LS (EP\_Mode) = 0 & 1, Mode 15






Figure 38.



#### **APPLICATION INFORMATION**

### I<sup>2</sup>C COMPATIBLE INTERFACE

The LM49101 is controlled through an I<sup>2</sup>C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open drain). The LM49101 and the master can communicate at clock rates up to 400kHz. Figure 39 shows the I<sup>2</sup>C interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LM49101 is a transmit/receive slave-only device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition (Figure 40). Each data word, device address and data, transmitted over the bus is 8 bits long and is always followed by an acknowledge pulse (Figure 41). The LM49101 device address is 11111000.

# I<sup>2</sup>C INTERFACE POWER SUPPLY PIN (I<sup>2</sup>CV<sub>DD</sub>)

The LM49101's  $I^2C$  interface is powered up through the  $I^2CV_{DD}$  pin. The LM49101's  $I^2C$  interface operates at a voltage level set by the  $I^2CV_{DD}$  pin which can be set independent to that of the main power supply pin  $V_{DD}LS$ . This is ideal whenever logic levels for the  $I^2C$  interface are dictated by a microcontroller or microprocessor that is operating at a lower supply voltage than the  $V_{DD}LS$  voltage.

## I<sup>2</sup>C BUS FORMAT

The I<sup>2</sup>C bus format is shown in Figure 41. The START signal, the transition of SDA from HIGH to LOW while SCL is HIGH, is generated, alerting all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the  $R/\overline{W}$  bit.  $R/\overline{W}=0$  indicates the master is writing to the slave device,  $R/\overline{W}=1$  indicates the master wants to read data from the slave device. Set  $R/\overline{W}=0$ ; the LM49101 is a WRITE-ONLY device and will not respond to the  $R/\overline{W}=1$ . The data is latched in on the rising edge of the clock. Each address bit must be stable while SCL is HIGH. After the last address bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM49101 receives the correct address, the device pulls the SDA line low, generating an acknowledge bit (ACK).

Once the master device registers the ACK bit, the 8-bit register data word is sent. Each data bit should be stable while SCL is HIGH. After the 8-bit register data word is sent, the LM49101 sends another ACK bit. Following the acknowledgement of the register data word, the master issues a STOP bit, allowing SDA to go high while SCL is high.




Figure 39. I<sup>2</sup>C Timing Diagram




Figure 40. Start and Stop Diagram






Figure 41. Start and Stop Diagram

## **Table 2. Chip Address**

	A7	A6	A5	A4	А3	A2	A1	A0
Chip Address	1	1	1	1	1	0	0	0

## Table 3. Control Registers (1)

Register	D7	D6	D5	D4	D3	D2	D1	D0
General Control	0	0	1	GAMP_SD <sup>(2)</sup>	LS (EP_Mode) <sup>(3)</sup>	0	Turn_On _Time <sup>(4)</sup>	Power_On <sup>(5)</sup>
Output Mode Control	0	1	EP Bypass <sup>(6)</sup>	HPR_SD <sup>(6)</sup> Mode_ Control <sup>(7)</sup>				
Output Gain Control	1	0	0	Input_Mute <sup>(8)</sup> LS_Gain <sup>(9)</sup> HP_Gain <sup>(10)</sup>				
Mono Input Volume Control	1	0	1	Mono_Vol <sup>(11)</sup>				
Left Input Volume Control	1	1	0	Left_Vol <sup>(11)</sup>				
Right Input Volume Control	1	1	1	Right_Vol <sup>(11)</sup>				

- All registers default to 0 on initial power-up.
- GAMP\_SD: Is used to shut down gain amplifiers not in use and reduce current consumption. See Table 4. LS (EP\_Mode): Loudspeaker power amplifier bias current reduction. See Table 4.
- Turn\_On\_Time: Reduces the turn on time for faster activation. See Table 4.
- Power\_On: Master Power on bit. See Table 4.
- EP Bypass: Earpiece bypass mode to allow BYPASS inputs to drive speaker outputs. See Table 5.
- Mode\_Control: Sets the output mode. See Table 5.
- Input Mute: Controls muting of the inputs except the BYPASS inputs. See Table 6.
- LS\_Gain: Sets the gain of the loudspeaker amplifier to 0dB or 6dB. See Table 6.
- (10) HP\_Gain: Sets the headphone amplifier output gain. See Table 6.
- (11) Mono\_Vol/Left\_Vol/Right\_Vol: Sets the input volume for Mono, Left and Right inputs. See Table 7.

#### **Table 4. General Control Register**

Bit	Name	Value	Description
		This bit is a master	shutdown control bit and sets the device to be on or off.
0	Dawar On	Value	Status
U	Power_On	0	Master power off, device disable.
		1	Master power on, device enable.
		This bit sets the turn	n on time of the device.
4	Turn_On_Time	Value	Status
'		0	Normal Turn-on time
		1	Fast Turn-on time
		This bit enables EP	Mode reducing loudspeaker output stage bias current by 500μA.
		Value	Status
3	LS (EP Mode)	0	Normal loudspeaker power amplifier operation.
		1	Enables EP Mode reducing loudspeaker output stage bias current by 500µA.



## **Table 4. General Control Register (continued)**

Bit	Name	Value	Description			
	GAMP_SD	This bit is used to reduce I <sub>DD</sub> by shutting down gain amplifiers not in use.				
4		0	Normal operation of all gain amplifiers.			
·		1	Disables the input gain amplifiers that are not in use to reduce current from $V_{DD}LS$ . Recommended for Output Modes 1, 2, 4, 5, 8, 10.			

## Table 5. Output Mode Control Register (1)

Bits	Field	Description								
3:0	Mode_Control	These bits of	determine	e how the input sign	nals are mixed and r	outed to the outputs.				
				D3	D2	D1	D0			
				Head	lphone	Loudspe	eaker			
		$D_3D_2D_1D_0$	Mode	ode Left Headphone Right Headphone						
		0000	0	SD	SD	SD				
		0001	1	SD	SD	M				
		0010	2	SD	SD	2 x (G <sub>L</sub> x L -	- G <sub>R</sub> x R)			
		0011	3	SD	SD	2 x (G <sub>L</sub> x L + + G <sub>M</sub> x				
		0100	4	G <sub>M</sub> x M/2	G <sub>M</sub> x M/2	SD				
		0101	5	G <sub>M</sub> x M/2	G <sub>M</sub> x M/2	G <sub>M</sub> x	M			
		0110	6	G <sub>M</sub> x M/2	G <sub>M</sub> x M/2	2 x (G <sub>L</sub> x L +	- G <sub>R</sub> x R)			
		0111	7	G <sub>M</sub> x M/2	G <sub>M</sub> x M/2	2 x (G <sub>L</sub> x L + + G <sub>M</sub> x				
		1000	8	G <sub>L</sub> x L	G <sub>R</sub> x R	SD				
		1001	9	G <sub>L</sub> x L	G <sub>R</sub> x R	G <sub>M</sub> x	M			
		1010	10	G <sub>L</sub> x L	G <sub>R</sub> x R	2 x (G <sub>L</sub> x L +	- G <sub>R</sub> x R)			
		1011	11	G <sub>L</sub> x L	G <sub>R</sub> x R	2 x (G <sub>L</sub> x L + + G <sub>M</sub> x				
		1100	12	G <sub>L</sub> x L + G <sub>M</sub> x M/2	$G_R \times R + G_M \times M/2$	SD				
		1101	13	G <sub>L</sub> x L + G <sub>M</sub> x M/2	$G_R \times R + G_M \times M/2$	G <sub>M</sub> x	М			
		1110	14	G <sub>L</sub> x L + G <sub>M</sub> x M/2	$G_R \times R + G_M \times M/2$	2 x (G <sub>L</sub> x L +	- G <sub>R</sub> x R)			
		1111	15	G <sub>L</sub> x L + G <sub>M</sub> x M/2	$G_R \times R + G_M \times M/2$	2 x (G <sub>L</sub> x L + + G <sub>M</sub> x	- G <sub>R</sub> x R) ( M			
		This bit sets	the hea	dphone amplifiers	to normal mode or m	nono mode.				
4	HPR SD	Value	Status							
4	HFK_SD	0	Normal	stereo headphone	operation.					
		1	Disable	right headphone of	utput.					
		This bit is us	sed to co	entrol the analog sv	vitch to have the BYF	PASS inputs drive the loudsp	eaker outputs.			
		Value				Status				
5	EP Bypass	0	Normal	output mode opera	ation with analog swi	tch off.				
		1		eaker and headpho analog switch on.	one amplifiers go into	shutdown mode and Bypas	s (Receiver) path enable			

(1) M: MIN, Mono differential input

L : LIN, Left single-ended input R : RIN, Right single-ended input

SD : Shutdown

G<sub>M</sub>: Mono\_Vol setting determined by the Mono Input Volume Control register, See Table 7.

 $G_L$ : Left\_Vol setting determined by the Left Input Volume Control register, See Table 7.  $G_R$ : Right\_Vol setting determined by the Right Input Volume Control register, See Table 7.



# **Table 6. Output Gain Control Register**

Bits	Field	Description							
		These bits set the gain of	of the headphone output amplifiers.						
		Value	Gain (dB)						
		000	0						
		001	-1.2						
2:0	HP_GAIN	010	-2.5						
2.0	HF_GAIN	011	-4.0						
		100	-6.0						
		101	-8.5						
		110	-12						
		111	-18						
		This bit sets the loudspeaker output amplifier gain.							
3	LS_GAIN	Value	Status						
3	LS_GAIN	0	Loudspeaker output amplifier gain is set to 0dB.						
		1	Loudspeaker output amplifier gain is set to 6dB.						
		This bit will set all the inputs except the BYPASS inputs to be in Mute mode.							
		Value	Status						
		0	Normal operation of all inputs.						
4	INPUT MUTE	1	Mutes all inputs except BYPASS with over 80dB of attenuation with out adjusting the volume settings. This bit can be used to mute the inputs to eliminate noise or transients from other systems and ICs. See INPUT MUTE BIT for a detailed explanation.						



## **Table 7. Input Volume Control Registers**

Bits	Fields	Description								
4:0	Mono_Vol	These bits set the input volu	These bits set the input volume for each input volume register listed.							
	Right_Vol Left_Vol	Volume Step	Value	Gain (dB)						
	Lon_voi	1	00000	-80.0						
		2	00001	-46.5						
		3	00010	-40.5						
		4	00011	-34.5						
		5	00100	-30.0						
		6	00101	-27.0						
		7	00110	-24.0						
		8	00111	-21.0						
		9	01000	-18.0						
		10	01001	-15.0						
		11	01010	-13.5						
		12	01011	-12.0						
		13	01100	-10.5						
		14	01101	-9.0						
		15	01110	-7.5						
		16	01111	-6.0						
		17	10000	-4.5						
		18	10001	-3.0						
		19	10010	-1.5						
		20	10011	0.0						
		21	10100	1.5						
		22	10101	3.0						
		23	10110	4.5						
		24	10111	6.0						
		25	11000	7.5						
		26	11001	9.0						
		27	11010	10.5						
		28	11011	12.0						
		29	11100	13.5						
		30	11101	15.0						
		31	11110	16.5						
		32	11111	18.0						

## **HW RESET FUNCTION**

The LM49101 can be globally reset without using the  $I^2C$  controls. When the HW RESET pin is set to a logic low the LM49101 will enter into shutdown, the mode control bits of the Output Mode Control register, volume control registers and Power\_On bits will be set to the default value of zero. The other bits will retain their values. The LM49101 cannot be activated until the HW RESET pin is set to a logic high voltage. When the HW RESET is set to a logic high then the  $I^2C$  controls can activate and set the register control bits.

www.ti.com

#### **GAMP SD BIT**

The GAMP\_SD bit allows for reduced power consumption. When set to '1' the gain amplifiers on unused inputs will be shutdown saving approximately 0.4mA per input in shutdown. For example, in Mode 1 only the mono inputs are in use. Setting GAMP\_SD to '1' will shut down the gain amplifiers for the left and right inputs reducing current draw from the  $V_{DD}LS$  supply by approximately 0.8mA. The GAMP\_SD bit does not need to be set each time when changing modes as the LM49101 will automatically activate and deactivate the needed inputs based on the mode selected.

When operating with GAMP\_SD set to '1', a transient may be observed on the outputs when changing modes. During power up, the LM49101 uses a start up sequence to eliminate any pops and clicks on the outputs. The volume control circuitry is powered up first followed by the other internal circuitry with the output amplifiers being powered up last. If a mode change requires a gain amplifier to turn on then a potential transient may be created that is amplified on the already active outputs. To eliminate unwanted noise on the outputs the Power\_On bit should be used to turn off the LM49101 before changing modes, perform a mode change, then turn the LM49101 back on. This procedure will cause the LM49101 to follow the start up sequence.

## LS (EP\_MODE) BIT

The LS (EP\_Mode) bit selects the amount of bias current in the loudspeaker amplifier. Setting the LS (EP\_Mode) bit to a '1' will reduce the amount of current from the  $V_{DD}LS$  supply by approximately 0.5mA. The THD performance of the loudspeaker amplifier will be reduced as a result of lower bias current. See the performance graphs in Typical Performance Characteristics.

## TURN\_ON\_TIME BIT

The Turn\_On\_Time bit determines the delay time from the Power\_On bit set to '1' and the internal circuits ready. For input capacitor values up to  $0.47\mu F$  the Turn\_On\_Time bit can be set to fast mode by setting the bit to a '1'. When the input capacitor values are larger than  $0.47\mu F$  then the Turn\_On\_Time bit should be set to '0' for normal turn-on time and higher delay. This allows sufficient time to charge the input capacitors to the  $\frac{1}{2} V_{DD} LS$  bias voltage.

## **POWER ON BIT**

The Power\_On bit is the master control bit to activate or deactivate the LM49101. All registers can be loaded independent of the Power\_On bit setting as long as the IC is powered correctly. Cycling the Power\_On bit does not change the values of any registers nor return all bits to the default power on value of zero. The Power\_On bit only determines whether the IC is on or off.

#### **EP BYPASS BIT**

The EP Bypass bit is used to set the LM49101 to earpiece mode. When this bit is set the analog switch is activated and the rest of the IC blocks except for the I<sup>2</sup>C circuitry will go into shutdown for minimal current consumption.

## HPR\_SD BIT

The HPR\_SD bit will deactivate the right headphone output amplifier. This bit is provided to reduce power consumption when only one headphone output is needed.

#### **MODE CONTROL BITS**

The LM49101 includes a comprehensive mixer multiplexer controlled through the I<sup>2</sup>C interface. The mixer/multiplexer allows any input combination to appear on any output of LM49101. Multiple input paths can be selected simultaneously. Under these conditions, the selected inputs are mixed together and output on the selected channel. Table 5 shows how the input signals are mixed together for each possible input selection.



#### **INPUT MUTE BIT**

The Input Mute bit will mute all inputs except the Bypass inputs when set to a '1'. This allows complete and quick mute of the Mono, Left, and Right inputs without changing the Volume Control registers or HP\_Gain bits. The volume and HP Gain bits retain their values when the Input Mute is enabled or disabled.

The Input Mute bit can be used to mute all the inputs when other chips in a system, such as the baseband IC, create transients causing unwanted noise on the outputs of the LM49101. This added feature eliminates the need for power cycling the LM49101.

#### **LS GAIN BIT**

The loudspeaker amplifier can have an additional gain of 0dB or 6dB by using the LS\_Gain bit. The Mono input has 6dB of attenuation before the volume control (see Figure 1) while the Left and Right inputs do not. The LS\_Gain bit is used to account for the different attenuation levels for each input and to achieve maximum output power. To obtain maximum output power on the loudspeaker outputs, the LS\_Gain bit should be se to '1' for Modes 1, 5, 9, 13.

## **HP\_GAIN BITS**

The headphone outputs have an additional, single volume control set by the three HP\_Gain bits in the Output Gain Control register. The HP\_Gain volume setting controls the output level for both the left and the right headphone outputs.

#### **VOLUME CONTROL BITS**

The LM49101 has three independent 32-step volume controls, one for each of the inputs. The five bits of the Volume Control registers sets the volume for the specified input channel.

#### SHUTDOWN FUNCTION

The LM49101 features the following shutdown controls.

Bit D4 (GAMP\_SD) of the GENERAL CONTROL register controls the gain amplifiers. When GAMP\_SD = 1, it disables the gain amplifiers that are not in use. For example, in Modes 1, 4 and 5, the Mono inputs are in use, so the Left and Right input gain amplifiers are disabled, causing the  $I_{DD}$  to be minimized.

Bit D0 (Power\_On) of the GENERAL CONTROL register is the global shutdown control for the entire device. Set Power On = 0 for normal operation. Power On = 1 overrides any other shutdown control bit.

## **DIFFERENTIAL AMPLIFIER EXPLANATION**

The LM49101 features a differential input stage, which offers improved noise rejection compared to a single-ended input amplifier. Because a differential input amplifier amplifies the difference between the two input signals, any component common to both signals is cancelled. An additional benefit of the differential input structure is the possible elimination of the DC input blocking capacitors. Since the DC component is common to both inputs, and thus cancelled by the amplifier, the LM49101 can be used without input coupling capacitors when configured with a differential input signal.

#### **BRIDGE CONFIGURATION EXPLAINED**

By driving the load differentially through the MONO outputs, an amplifier configuration commonly referred to as "bridged mode" is established. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of the load is connected to ground.

A bridge amplifier design has a few distinct advantages over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped.



A bridge configuration, such as the one used in LM49101, also creates a second advantage over single-ended amplifiers. Since the differential outputs are biased at half-supply, no net DC voltage exists across the load. This eliminates the need for an output coupling capacitor which is required in a single supply, single-ended amplifier configuration. Without an output coupling capacitor, the half-supply bias across the load would result in both increased internal IC power dissipation and also possible loudspeaker damage.

#### POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. The power dissipation of the LM49101 varies with the mode selected. The maximum power dissipation occurs in modes where all inputs and outputs are active (Modes 6, 7, 8, 9, 10, 11, 13, 14, 15). The power dissipation is dominated by the Class AB amplifier. The maximum power dissipation for a given application can be derived from the power dissipation graphs or from Equation 1.

$$P_{DMAX} = 4*(V_{DD})^2/(2\pi^2 R_L)$$
 (1)

It is critical that the maximum junction temperature  $(T_{JMAX})$  of 150°C is not exceeded.  $T_{JMAX}$  can be determined from the power derating curves by using  $P_{DMAX}$  and the PC board foil area. By adding additional copper foil, the thermal resistance of the application can be reduced from the free air value, resulting in higher  $P_{DMAX}$ . Additional copper foil can be added to any of the leads connected to the LM49101. It is especially effective when connected to  $V_{DD}$ , GND, and the output pins. Refer to Demonstration Board for an example of good heat sinking. If  $T_{JMAX}$  still exceeds 150°C, then additional changes must be made. These changes can include reduced supply voltage, higher load impedance, or reduced ambient temperature. Internal power dissipation is a function of output power. Refer to the Typical Performance Characteristics curves for power dissipation information for different output powers and output loading.

#### POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. The capacitor location on both the bypass and power supply pins should be as close to the device as possible. Typical applications employ a 5V regulator with  $10\mu F$  tantalum or electrolytic capacitor and a ceramic bypass capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM49101. The selection of a bypass capacitor, especially  $C_B$ , is dependent upon PSRR requirements, click and pop performance, system cost, and size constraints.

## **GROUND REFERENCED HEADPHONE AMPLIFIER**

The LM49101 features a low noise inverting charge pump that generates an internal negative supply voltage. This allows the headphone outputs to be biased about GND instead of a nominal DC voltage, like traditional headphone amplifiers. Because there is no DC component, the large DC blocking capacitors (typically 220µF) are not necessary. The coupling capacitors are replaced by two small ceramic charge pump capacitors, saving board space and cost. Eliminating the output coupling capacitors also improves low frequency response. In traditional headphone amplifiers, the headphone impedance and the output capacitor from a high-pass filter that not only blocks the DC component of the output, but also attenuates low frequencies, impacting the bass response. Because the LM49101 does not require the output coupling capacitors, the low frequency response of the device is not degraded by external components. In addition to eliminating the output coupling capacitors, the ground referenced output nearly doubles the available dynamic range of the LM49101 headphone amplifiers when compared to a traditional headphone amplifier operating from the same supply voltage.

## HEADPHONE & CHARGE PUMP SUPPLY VOLTAGE (VDDHP & VDDCP)

The headphone outputs are centered at ground by using dual supply voltages for the headphone amplifier. The positive power supply is set by the voltage on the  $V_{DD}HP$  pin while the negative supply is created with an internal charge pump. The negative supply voltage is equal in magnitude but opposite in voltage to the voltage on the  $V_{DD}CP$  pin.

## INPUT CAPACITOR SELECTION

Input capacitors may be required for some applications, or when the audio source is single-ended. Input capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of the audio source and the bias voltage of the LM49101. The input capacitors create a high-pass filter with the input resistors  $R_{\text{IN}}$ . The -3dB point of the high-pass filter is found using Equation 2 below.



$$f = 1 / 2\pi R_{IN} C_{IN} (Hz)$$
 (2)

Where the value of  $R_{\rm IN}$  is given in Electrical Characteristics VDDLS = 3.3V, VDDHP = 2.75V and Electrical Characteristics VDDLS = 5.0V, VDDHP = 2.75V as  $Z_{\rm IN}$ .

When the LM49101 is using a single-ended source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance matching and improved CMRR and PSRR.

## CHARGE PUMP FLYING CAPACITOR (C<sub>1</sub>)

The flying capacitor ( $C_1$ ), see Figure 1, affects the load regulation and output impedance of the charge pump. A  $C_1$  value that is too low results in a loss of current drive, leading to a loss of amplifier headroom. A higher valued  $C_1$  improves load regulation and lowers charge pump output impedance to an extent. Above  $2.2\mu F$ , the  $R_{DS(ON)}$  of the charge pump switches and the ESR of  $C_1$  and  $C_{s3}$  dominate the output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

## CHARGE PUMP HOLD CAPACITOR (C<sub>S3</sub>)

The value and ESR of the hold capacitor  $C_{s3}$  directly affects the ripple on  $V_{SS}CP$ . Increasing the value of  $C_{s3}$  reduces output ripple. Decreasing the ESR of  $C_{s3}$  reduces both output ripple and charge pump output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

#### **SELECTION OF INPUT RESISTORS**

The Bypass\_In inputs connect to the loudspeaker output through an FET switch when EP Bypass is active (see Figure 42). Because THD through this path is mainly dominated by the switch impedance variation, adding input resistors ( $R_3$  and  $R_4$  in Figure 42) will help reduce impedance effects resulting in improved THD. For example, a change in the switch impedance from  $2\Omega$  to  $3\Omega$  is a 67% change in impedance. If  $10\Omega$  input resistors are used then the impedance change is from  $12\Omega$  to  $13\Omega$ , only 7.7% impedance variation. The analog switch impedance is typically  $2\Omega$  to  $3.4\Omega$ . The switch impedance change is a result of heating and the increase in  $R_{DS(\Omega N)}$  of the FETs.

The value of the input resistors must be balanced against the amount of output current and the load impedance on the loudspeaker outputs. A higher value input resistor reduces the effects of switch impedance variation but also causes voltage drop and reduced power to the load on the loudspeaker outputs.

The current through the FET switch should not exceed 500mA or die heating may cause thermal shut down activation and potential IC damage.

#### MINIMUM POWER OPERATION

The LM49101 has several options to reduce power consumption and is designed to conserve power when possible. When a speaker only mode is selected the headphone sections are shutdown and the current drawn from the  $V_{DD}HP/V_{DD}CP$  power supply will be zero. When a headphone mode is selected the current drawn from the  $V_{DD}LS$  supply is also reduced by shutting down unused circuitry. See the various Supply Current vs Supply Voltage graphs in Typical Performance Characteristics.

To reduce power consumption further, the additional control bits GAMP\_SD, LS (EP Mode), and HPR\_SD are provided. When low power consumption is more important than the THD performance of the loudspeaker the LS (EP\_mode) bit should be set to '1' saving approximately 0.5mA from the  $V_{DD}LS$  supply. The GAMP\_SD bit should be set on to save approximately 0.4mA for each input shut down. For modes where only the mono input is used, up to 0.8mA can be saved from the  $V_{DD}LS$  supply. Also, the HPR\_SD bit can be used to shut down the right headphone channel reducing power consumption when only one amplifier headphone output is needed.

Additionally, the supply voltages for the different  $V_{DD}$  pins ( $V_{DD}LS$ ,  $V_{DD}HP$ , and  $V_{DD}CP$ ) can be set to the minimum needed values to obtain the output power levels required by the design. By reducing the supply voltage the total power consumption will be reduced.

For best system efficiency, a DC-DC converter (buck) can be used to power the  $V_{DD}HP$  and  $V_{DD}CP$  voltages from the  $V_{DD}LS$  supply instead of a linear regulator. DC-DC converters achieve much higher efficiency (> 90%) than even a low dropout regulator (LDO).

24



#### **Demo Board Circuit**




Figure 42. Demo Board Circuit

#### **Demonstration Board**

The demonstration board (see Figure 42) has connection and jumper options to be powered partially from the USB bus or from external power supplies. Additional options are to power the  $I^2C$  logic and loudspeaker amplifier ( $V_{DD}LS$ ) from a single power supply or separate power supplies. The headphone amplifier and charge pump can also be powered from the same supply as long as the voltage limits for each power supply are not exceeded, although the option is not built into the board. See Operating Ratings for each supply's range limit. When powered from the USB bus the  $I^2CV_{DD}$  will be set to 3.3V and the  $V_{DD}LS$  will be set to 5V. Jumper headers  $J_{13}$  and  $J_{12}$  must be set accordingly. If a single power supply for  $I^2CV_{DD}$  and  $V_{DD}LS$  is desired then header  $J_5$  should be used with a jumper added to header  $J_{11}$  to connect  $I^2CV_{DD}$  to the external supply voltage connected to  $J_5$  (see Figure 42).

Connection headers  $J_1$  and  $J_2$  are provided along with the stereo headphone jack  $J_4$  for easily connection and monitoring of the headphone outputs.



## LM49101 DSBGA Demo Board Views




Figure 43. Composite View




Figure 45. Top Layer




Figure 47. Internal Layer 2




Figure 44. Silk Screen




Figure 46. Internal Layer 1




Figure 48. Bottom Layer



#### LM49101 Reference Demo Board Bill Of Materials

#### Table 8. Bill Of Materials

Designator	Vlaue	Tolerance	Part Description	Comment
R <sub>1</sub> , R <sub>2</sub>	5.1kΩ	5%	1/10W, 0603 Resistors	
R <sub>3</sub> , R <sub>4</sub>	10Ω	1%	1/10W, 0603 Resistors	
R <sub>5</sub>	100kΩ	5%	1/10W, 0805 Resistor	
C <sub>IN1</sub> , C <sub>IN2</sub> C <sub>IN3</sub> , C <sub>IN4</sub>	1µF	10%	1206, X7R Ceramic Capacitor	
C <sub>S1</sub> , C <sub>S4</sub> C <sub>S5</sub> , C <sub>B</sub>	2.2µF	10%	Size A, Tantalum Capacitor	
C <sub>S2</sub>	0.1µF	10%	0805, 16V, X7R Ceramic Capacitor	
C <sub>S3</sub> , C <sub>1</sub>	2.2µF	10%	0603, 10V, X7R Ceramic Capacitor	
U <sub>1</sub>			LM49101TM	
J <sub>1</sub> , J <sub>2</sub> , J <sub>3</sub> J <sub>5</sub> , J <sub>7</sub> , J <sub>8</sub> J <sub>9</sub> , J <sub>10</sub> , J <sub>14</sub>			0.100" 1x2 header, vertical mount	Input, Output, V <sub>DD</sub> , GND
J <sub>11</sub> , J <sub>12</sub> , J <sub>13</sub>			0.100" 1x3 header, vertical mount	V <sub>DD</sub> Selects, V <sub>DD</sub> , I <sup>2</sup> CV <sub>DD</sub> , GND
J <sub>6</sub>			16 pin header	I <sup>2</sup> C Connector
J <sub>4</sub>			Headphone Jack	
S <sub>W1</sub>			Momentary Push Switch	RESET function

## **PCB Layout Guidelines**

This section provides practical guidelines for mixed signal PCB layout that involves various digital/analog power and ground traces. Designers should note that these are only "rule-of-thumb" recommendations and the actual results will depend heavily on the final layout.

#### **General Mixed Signal Layout Recommendations**

## SINGLE-POINT POWER AND GROUND CONNECTIONS

The analog power traces should be connected to the digital traces through a single point (link). A "Pi-filter" can be helpful in minimizing high frequency noise coupling between the analog and digital sections. It is further recommended to put digital and analog power traces over the corresponding digital and analog ground traces to minimize noise coupling.

#### PLACEMENT OF DIGITAL AND ANALOG COMPONENTS

All digital components and high-speed digital signals traces should be located as far away as possible from analog components and circuit traces.

### **AVOIDING TYPICAL DESIGN AND LAYOUT PROBLEMS**

Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB layer. When traces must cross over each other do it at 90 degrees. Running digital and analog traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise coupling and cross talk.



# **Revision History**

Rev	Date	Description
0.01	10/18/08	Initial released.
Α	04/08/13	Changed layout of National Data Sheet to TI format.

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LM49101TM/NOPB	Active	Production	DSBGA (YFQ)   25	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	GL4
LM49101TM/NOPB.A	Active	Production	DSBGA (YFQ)   25	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	GL4
LM49101TMX/NOPB	Active	Production	DSBGA (YFQ)   25	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	GL4
LM49101TMX/NOPB.A	Active	Production	DSBGA (YFQ)   25	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	GL4

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Oct-2024

## TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM49101TM/NOPB	DSBGA	YFQ	25	250	178.0	8.4	2.18	2.18	0.76	4.0	8.0	Q1
LM49101TMX/NOPB	DSBGA	YFQ	25	3000	178.0	8.4	2.18	2.18	0.76	4.0	8.0	Q1

www.ti.com 26-Oct-2024



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM49101TM/NOPB	DSBGA	YFQ	25	250	208.0	191.0	35.0
LM49101TMX/NOPB	DSBGA	YFQ	25	3000	208.0	191.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025