TMS470R1B768 TMS470 Microcontroller Silicon Errata

> *SPNZ140* June 2005



Copyright © 2005, Texas Instruments Incorporated

1

## Contents

| contents  |    |
|---|----|
| Known Design Marginality/Exceptions to Functional Specifications                      | 3  |
| ADM#8 – Unpredictable Operations if A-to-D Module Disabled in FIFO Mode               | 3  |
| ADM#9 – Freeze Feature Error for Conversion Groups                                    | 4  |
| CCM#1 – ICLK Signal Output Not as Expected  | 4  |
| DMA#4 – BMSS=1 Mode Not Supported   | 4  |
| DMA#15 – CPU Reads of DMA Control Packet Memory During Operation Can Cause Corruption | 5  |
| DMA#17 – Reads of MPU Registers Corrupt Data  | 5  |
| DMA#20 – No Exception for DMA Access to Unmapped Memory on Expansion Bus              | 5  |
| DMA#21 – One Transfer with Zero Transfer Count  | 5  |
| DMA#23 – DMA Stop Corrupts Command Buffer Memory                                      | 5  |
| DMA#24 – DMA Writes to Read-Only Memory Do Not Generate an Illegal Address            | 5  |
| DMA#25 – DMA Channel Switch Size Not Properly Documented                              | 6  |
| DMA#26 – Half-Word and Byte Writes to Unimplemented Bits Corrupt Register             | 6  |
| DMA#27 – Invalid Transfer When More Than One Channel and Data Chaining Are Used       | 6  |
| DMA#28 – DMA Fails During Execution of the SWP Instruction                            | 6  |
| DMA#29 – DMA Corrupts PSA   | 6  |
| FP#7 – VNV Voltage Adjusted to Set 0xA Step to –7.86V                                 | 7  |
| FW#3 – Configuration Mode Required for Sleep or Standby                               | 7  |
| FW#13 – Fails Initial Read of 0x0–0x7 in Pipeline Mode                                | 7  |
| FW#14 – Wait States Must Be Set From Highest to Lowest                                | 7  |
| FW#15 – Automatic Power Down May Keep Flash Banks in Standby Mode                     | 7  |
| FW#17 – Access to Non-Existing Bank Hangs CPU   | 8  |
| FW#19 – Flash Write Protection Keys Can Be Read Prematurely                           | 8  |
| GIO#1 – Reading the Interrupt Offset Registers  | 8  |
| HCC#4 – CAN Does Not Perform Resynchronization As Expected                            |    |
| HCC#5 – Pins Are High Impedance in Low Power Mode                                     |    |
| HCC#6 – CANHRX Must be High During Self-test  | 9  |
| HET#16 – MCMP Causes a Constant Signal, not PWM                                       |    |
| HET#19 – Reading the Interrupt Offset Registers                                       | 10 |
| RTI#3 – Write Accesses to the RTICNTR Register May Cause Tap Interrupt                | 10 |
| RTI#4 – Tap Interrupt When Clearing Counter in Suspend Mode                           | 10 |
| SPI#1 – Slave Baud Rate Setting   | 11 |
| SPI#2 – Clearing, Setting SPI EN Bit Does Not Clear Internal Flag                     | 11 |
| ZPLL#1 – Clock Corruption When Changing Multiplier                                    | 11 |
|   |    |

## 1 Known Design Marginality/Exceptions to Functional Specifications

The following is a list of advisories on modules in this version of silicon. Documentation may differ from the user guide or data sheet. The advisory reference number is shown first (i.e.; ADM#8), followed by a description and any known workarounds. The reference numbers may not always be sequential for this device.

Modules include the following:

Multi-buffered analog-to-digital converter (ADM) Clock control module (CCM) Direct memory access controller (DMA) Flash pump (FP) Flash wrapper (FW) High-end CAN controller (HCC) General purpose input/output (GIO) High-end timer (HET) Real-time interrupt (RTI) Serial communication interface (SCI) Serial peripheral interface (SPI) Zero-pin phase-locked loop (ZPLL)

| Advisory ADM#8 | Unpredictable Operations if A-to-D Module Disabled in FIFO Mode  |
|----------------|--|
| Description:   | When used in FIFO mode, if the A to D module is disabled or if the channel select registers are cleared while conversions are still ongoing, the operation will be unpredictable when the module is restarted.   |
| Workaround:    | Stop the ADC by clearing ADCR1(5).<br>Restart the ADC by setting ADCR1(5) again.<br>Configure all groups to be in single conversion mode.<br>Configure one channel to be converted in all three groups and start the conversions.<br>Wait for these conversions to end by polling the "conversion end" flags in the ADSR register.<br>Clear the channel select registers for the three groups.<br>Continue with the desired configuration for the ADC. |



| Advisory ADM#9 | Freeze Feature Error for Conversion Groups  |
|----------------|---|
| Description:   | When multiple conversion groups are being used and the ADC is used in the multi-buffered mode, the use of the freeze feature for conversion groups can lead to conversion results being written to the wrong FIFO. If a conversion group (say group A) is configured to be "freezable", and if there is a request for servicing another conversion group (say group B) while group A conversion is still ongoing, then the conversion result for the last channel converted in group A will be written to the FIFO for group B. |
| Workaround:    | Do not use the freeze ability for the conversion groups.<br>OR<br>For applications that must use the freeze ability, please use only the compatibility mode of the<br>ADC.  |

| Advisory CCM#1 | ICLK Signal Output Not as Expected   |
|----------------|--|
| Description:   | The ICLK signal output from the CCM is not a 50% duty cycle signal when the SYSCLK to ICLK divide ratio is odd. This affects the SCI and SPI modules and occurs when the divide ratio is 3 or above.   |
| Workaround:    | There are two prescalers between the SYSCLK and the SCI or SPI baud clocks: the one between SYSCLK and ICLK, and the one between ICLK and the baud clock. If at least one of these prescalers is even, the SCI or SPI baud clock will be a 50% duty cycle clock. |
| Advisory DMA#4 | BMSS=1 Mode Not Supported  |
|                |  |

DMA transfers in BMSS=1 mode will be corrupted due to a bug in the DMA state machine.

Workaround: BMSS=1 mode is no longer supported. Use BMSS=0. The documentation will be updated.(SPNU194, 11/2002)



**Description**:

| Advisory DMA#15 | CPU Reads of DMA Control Packet Memory During Operation Can Cause Corruption   |
|-----------------|--|
| Description:    | If the ARM7 CPU is reading the DMA control packet memory while the DMA is operating, the DMA control packet configuration word or the DMA control packet transfer count can be corrupted   |
| Workaround:     | The DMA SPD version 1:10 avoids this problem by keeping a copy of the DMA control packet configuration words in RAM. Using the latest version of this SPD will avoid the problem. Do not read the DMA control packet memory while the DMA is operating. Be careful to avoid instructions that perform a read-modify-write operation on the DMA control packet memory while the DMA is operating. |
| Advisory DMA#17 | Reads of MPU Registers Corrupt Data  |
| Description:    | If the ARM7 CPU is reading a memory protection unit (MPU) register while the DMA is operating, the data read or written by the DMA can be corrupted.   |
| Workaround:     | Avoid any reads of MPU registers while the DMA is operating. CPU reads of the MPU registers while the DMA is operating are not supported. The documentation will be updated to clarify this point. (SPNU194, 11/2002)  |
| Advisory DMA#23 | DMA Stop Corrupts Command Buffer Memory  |

| Advisory DMA#23 | DMA Stop Corrupts Command Buffer Memory                   |
|-----------------|---|
| Description:    | Using DMA Stop may corrupt the DMA command buffer memory. |
| Workaround:     | Use DMA Halt, not DMA Stop.                               |

| Advisory DMA#24 | DMA Writes to Read-Only Memory Do Not Generate an Illegal Address   |
|-----------------|---|
| Description:    | When a particular region of memory is set as read-only by the address decoder or the MPU, any write to that memory region should generate an illegal access. This works properly in the case of CPU writes, but DMA writes do not cause an illegal access. In both cases, writes to the RAM are blocked by blocking the chip selects. |
| Workaround:     | None  |

| Advisory DMA#25 | DMA Channel Switch Size Not Properly Documented   |
|-----------------|---|
| Description:    | For DMA transfers on the expansion bus, the channel switch size is documented properly – that is, values of 0 to 15 give a switch size of 1 to 16. For transfers on the CPU bus, channel switch size of zero gives one transfer. Channel switch sizes 1 to15 give 1 to15 transfers. |
| Workaround:     | The documentation will be updated. (SPNU194, 11/2002)   |

| Advisory DMA#26 | Half-Word and Byte Writes to Unimplemented Bits Corrupt Register  |
|-----------------|---|
| Description:    | Half-word or bytes to the high order bytes of DMA Global Control register or the DMA Global Disable register will corrupt these registers.        |
| Workaround:     | The documentation will be updated to warn users about this condition. There is no reason to write to these unimplemented bits. (SPNU194, 11/2002) |

| Advisory DMA#27 | Invalid Transfer When More Than One Channel and Data Chaining Are Used   |
|-----------------|--|
| Description:    | When more than one DMA channel is active and data chaining is used on one or more channels, one extra transfer is done on a previously serviced DMA channel even if a new request comes on a different, higher priority channel. |
| Workaround:     | Do not use data chaining, or do not use more than one channel.   |

| Advisory DMA#28 | DMA Fails During Execution of the SWP Instruction  |
|-----------------|--|
| Description:    | When a DMA transaction is supposed to happen during the CPU execution of an SWP instruction that accesses memory, the DMA transaction does not happen. |
| Workaround:     | Halt the DMA whenever the SWP instruction must be used.  |

| Advisory DMA#29 | DMA Corrupts PSA   |
|-----------------|--|
| Description:    | If a DMA transaction occurs on the cycle before writing to the PSA enable bit to disable the PSA, the PSA will be corrupted. |
| Workaround:     | Halt the DMA before disabling PSA.   |

| Advisory FP#7 | VNV Voltage Adjusted to Set 0xA Step to -7.86V   |
|---------------|--|
| Description:  | This is to improve yield and reduce erase time. No functional impact or changes to software. |
| Workaround:   | None   |

| Advisory FW#3 | Configuration Mode Required for Sleep or Standby                                  |
|---------------|---|
| Description:  | The configuration mode must be set to enter sleep or standby modes.               |
| Workaround:   | The documentation will be updated to reflect this requirement. (SPNU213, 12/2002) |

| Advisory FW#13 | Fails Initial Read of 0x0–0x7 in Pipeline Mode   |  |
|----------------|--|--|
| Description    | -  |  |
| Description:   | Immediately after entering pipeline mode, a data read of location 0x04 immediately following a |  |

 Workaround:
 Do a dummy data read of any location other than zero or four immediately after entering pipeline mode. The documentation will be updated to reflect this requirement. (SPNU213, 12/2002)

| Advisory FW#14 | Wait States Must Be Set From Highest to Lowest  |
|----------------|---|
| Description:   | Wait states must be set by bank from highest to lowest wait states. Otherwise, if the higher number of wait states is written last, this value will apply to all banks. |
| Workaround:    | Set the wait states in each bank by writing to the bank requiring the most wait states first and  |

| proceeding to the bank requiring the least wait states las | t. The documentation will be updated |
|--|--------------------------------------|
| to reflect this requirement. (SPNU213, 12/2002)            |                                      |
|  |                                      |
|  |                                      |

| Advisory FW#15 | Automatic Power Down May Keep Flash Banks in Standby Mode  |
|----------------|--|
| Description:   | On this device, flash banks in pipeline mode put into standby/sleep mode can not wake up by doing a normal read access or any other wake-up interrupt. Therefore, it is not possible to use the automatic powerdown feature of banks that are not accessed for a given number of cycles. |
| Workaround:    | Do not use automatic power down of banks on this device during normal operation in pipeline mode.  |



| Advisory FW#17 | Access to Non-Existing Bank Hangs CPU   |
|----------------|---|
| Description:   | If all banks are in sleep or standby mode and an access to a non-existing bank is performed, the CPU will hang.   |
| Workaround:    | Make sure the decoder MFBAH/L0 and MFBAH/L1 registers are set properly so that an access to a non-existing memory bank will generate an illegal access exception. The documentation will be updated to reflect this requirement. (SPNU213, 12/2002) |
| Advisory FW#19 | Flash Write Protection Keys Can Be Read Prematurely   |

| Description: | Under some conditions the flash write protection keys can be read before they have been matched. |
|--------------|--|
| Workaround:  | None   |

| Advisory GIO#1 | Reading the Interrupt Offset Registers   |
|----------------|--|
| Description:   | When either of the two interrupt offset registers are read, and a higher priority interrupt occurs<br>in the same cycle, the interrupt pending flag for the higher-priority interrupt is wrongly cleared,<br>but the offset for the lower-priority interrupt is read. As a result, the lower-priority interrupt will<br>be serviced twice and the higher-priority interrupt will not be serviced at all. |
| Workaround:    | Do not read the interrupt offset register to identify the pending interrupt with the highest priority. Instead, read from the interrupt pending flag register and use bit tests to decode the pending interrupt with the highest priority by software. An additional write to the flag register is necessary to clear the pending interrupt flag.  |

| Advisory HCC#4 | CAN Does Not Perform Resynchronization As Expected  |
|----------------|---|
| Description:   | Due to the proposed update of the ISO-WD-16485 CAN Test specification (2001-05-31), the HCC/SCC on this device has a non-conformance to the Bosch CAN Specification and the ISO-11898 Standard as described below:                        |
|                | If the following conditions are met, the CAN does not perform a re-synchronization as it is expected.   |
|                | Conditions:   |
|                | <ol> <li>The node must be transmitter</li> <li>The node must transmit a dominant bit</li> <li>The dominant bit must be sampled back as recessive</li> <li>A recessive to dominant edge must be detected after the sample point</li> </ol> |
|                | But since the recessive sampling of the bit transmitted as dominant is an error anyway, an error frame will be transmitted at the beginning of the following bit.   |
|                | Therefore, the effect of the non-conformance is a delay of this error frame. The maximum for this delay is five (max(SJW) + 1 Tq) time quanta.  |
| Workaround:    | This non-conformance is classified as non-serious and does not have any impact on proper communication and inter-operability with other nodes. See above description.   |

| Advisory HCC#5 | Pins Are High Impedance in Low Power Mode   |
|----------------|---|
| Description:   | Regardless of how the CANHTX or CANHRX pins are configured, they become general purpose inputs when entering low power mode.  |
| Workaround:    | If the pin is not driven externally, which is usually the case with the CANHTX pin, an external pull-up or pull-down resistor should be added to avoid consuming extra current in low power mode. |
| Advisory HCC#6 | CANHRX Must be High During Self-test  |

**Description**: The CANHRX pin must be high during self-test.

Workaround:The CANHRX pin is usually driven high by the bus transceiver. As long as there is no bus<br/>activity during the self-test, this is not a problem. If there is nothing driving the CANHRX pin, it<br/>can be configured as a digital output and set high during the self-test.



| Advisory HET#16 | MCMP Causes a Constant Signal, not PWM   |
|-----------------|--|
| Description:    | MCMP causes a constant signal instead of a PWM, if both of the following conditions are met:             |
|                 | 1. Consecutive compare match in every LRP for order=reg_ge_data (only when [data=0]).                    |
|                 | 2. The high resolution delay (in number of SYSCLK cycles) is equal to the time slot the MCM is executed. |
| Workaround:     | Replace each MCMP with a two instruction sequence: ECMP and MOV32  |

| Advisory HET#19 | Reading the Interrupt Offset Registers |
|-----------------|--|
|                 |  |

- **Description**: When either of the two interrupt offset registers are read, and a higher priority interrupt occurs in the same cycle, the interrupt pending flag for the higher–priority interrupt is wrongly cleared, but the offset for the lower–priority interrupt is read. As a result, the lower–priority interrupt will be serviced twice and the higher–priority interrupt will not be serviced at all.
- **Workaround**: Do not read the interrupt offset register to identify the pending interrupt with the highest priority. Instead, read from the interrupt pending flag register and use bit tests to decode the pending interrupt with the highest priority by software. An additional write to the flag register is necessary to clear the pending interrupt flag.

| Advisory RTI#3 | Tap Interrupt When Clearing Counter  |
|----------------|--|
| Description:   | Write accesses to the RTICNTR register will clear the CNTR (21 bit counter), which causes a Tap interrupt if the corresponding bit switches from a "1" to a "0". |

| Workaround: | Disable the RTI prior to changing the RTICNTR value. |
|-------------|--|
|-------------|--|

| Advisory RTI#4 | Tap Interrupt When Clearing Counter in Suspend Mode   |
|----------------|---|
| Description:   | Write accesses to the RTICNTR register will clear the CNTR (21 bit counter), which causes a Tap interrupt if the corresponding bit switches from a "1" to a "0" when the suspend signal is asserted.  |
| Workaround:    | This is the same problem as RTI#3, however, on the initial fix of RTI#3, the case where the suspend signal is asserted because of an emulator breakpoint was not considered. This problem occurs when the emulator has set a breakpoint on one of the instructions closely following the instruction which writes to the counter. |



| Advisory SPI#1  | Slave Baud Rate Setting   |  |  |  |
|-----------------|---|--|--|--|
| Description:    | When the SPI is operated in slave mode, the SPI clock must be configured to a baud rate as close to the master's baud rate as possible. If the baud rate is too slow, the enable signal will not be generated in time to keep the master from sending additional data. If the baud rate is too fast, the slave will capture the data before the last bit is shifted in. |  |  |  |
| Workaround:     | The documentation will be updated to reflect this requirement. (SPNU195C, 7/2003)   |  |  |  |
| Advisory SPI#2  | Clearing, Setting SPI EN Bit Does Not Clear Internal Flag   |  |  |  |
| Description:    | Clearing and then setting the SPI EN bit does not clear an internal flag that indicates there is valid data in the SPI data register. This could lead to an inadvertent overrun error. The software should do a dummy read of SPIBUF after setting the SPIEN bit to clear the internal flag.  |  |  |  |
| Workaround:     | The documentation will be update to reflect this requirement. (SPNU195C, 7/2003)  |  |  |  |
|                 |   |  |  |  |
| Advisory ZPLL#1 | Clock Corruption When Changing Multiplier   |  |  |  |

| Description: | All interrupt requests coming to the CIM module must be disabled when changing between multiply-by-4 and multiply-by-8. |
|--------------|---|
|              |   |

## **Workaround**: Disable the interrupt request at the peripheral source if possible.

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products         |                        | Applications       |                           |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers       | amplifier.ti.com       | Audio              | www.ti.com/audio          |
| Data Converters  | dataconverter.ti.com   | Automotive         | www.ti.com/automotive     |
| DSP              | dsp.ti.com             | Broadband          | www.ti.com/broadband      |
| Interface        | interface.ti.com       | Digital Control    | www.ti.com/digitalcontrol |
| Logic            | logic.ti.com           | Military           | www.ti.com/military       |
| Power Mgmt       | power.ti.com           | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security           | www.ti.com/security       |
|                  |                        | Telephony          | www.ti.com/telephony      |
|                  |                        | Video & Imaging    | www.ti.com/video          |
|                  |                        | Wireless           | www.ti.com/wireless       |

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated