## Errata

# J722S/TDA4VEN/TDA4AEN/AM67 Processor Silicon Revision 1.0 Errata



## **Table of Contents**

1 Modules Affected	
2 Nomenclature, Package Symbolization, and Revision Identification	
3 Silicon Revision 1.0 Usage Notes and Advisories	
4 Revision History	



## 1 Modules Affected

Table 1-1 shows the module(s) that are affected by each usage note.

## Table 1-1. Usage Note by Modules

MODULE	USAGE NOTE
USB	i2134 — USB: 2.0 Compliance Receive Sensitivity Test Limitation

Table 1-2 shows the module(s) that are affected by each advisory.

## Table 1-2. Advisories by Modules

MODULE	Table 1-2. Advisories by Modules  ADVISORY		
Boot	i2366 — Boot: ROM does not comprehend specific JEDEC SFDP features for 8D-8D operation		
Boot	i2372 — Boot: ROM doesn't support select multi-plane addressing schemes in Serial NAND boot		
	i2410 — Boot: ROM may fail to boot due to i2409		
C7x SE	i2120 — C71x: SE Hangs on Non-Parity Error Detection in Transposed Streams With LEZR		
O7X GE	i2199 — C71x: SE returning incorrect data when non-aligned transposed stream crosses AM1 circular buffer		
	boundary		
	i2399 — C7x: CPU NLC Module Not Clearing State on Interrupt		
CPSW	i2208 — CPSW: ALE IET Express Packet Drops		
	i2401 — CPSW: Host Timestamps Cause CPSW Port to Lock up		
CSI	i2190 — CSI_RX_IF may enter unknown state following an incomplete frame		
DSS	i2097 — DSS: Disabling a Layer Connected to Overlay May Result in Synclost During the Next Frame		
ECC AGGR	i2049 — ECC AGGR: Potential IP Clockstop/reset sequence hang due to pending ECC Aggregator interrupts		
IA	i2196 — IA: Potential deadlock scenarios in IA		
MCAN	i2278 — MCAN: Message Transmit order not guaranteed from dedicated Tx Buffers configured with same Message ID		
	i2279 — MCAN: Specification Update for dedicated Tx Buffers and Tx Queues configured with same Message ID		
MMCSD	i2312 — MMCSD: HS200 and SDR104 Command Timeout Window Too Small		
OSPI	i2189 — OSPI: Controller PHY Tuning Algorithm		
	i2249 — OSPI: Internal PHY Loopback and Internal Pad Loopback clocking modes with DDR timing inoperable		
	i2351 — OSPI: Controller does not support Continuous Read mode with NAND Flash		
	i2383 — OSPI: 2-byte address is not supported in PHY DDR mode		
PCle	i2242 — PCIe: The SerDes PCIe Reference Clock Output is temporarily disabled while changing Data Rates		
	i2243 — PCle: Timing requirement for disabling output refclk during L1.2 substate is not met		
	i2326 — PCIe: MAIN_PLLx operating in fractional mode, which is required for enabling SSC, is not compliant with PCIe Refclk jitter limits		
PRG	i2253 — PRG: CTRL_MMR STAT registers are unreliable indicators of POK threshold failure		
PSIL	i2137 — Clock stop operation can result in undefined behavior		
RAT	i2062 — RAT: Error Interrupt Triggered Even When Error Logging Disable Is Set		
Reset	i2407 — RESET: MCU_RESETSTATz unreliable when MCU_RESETz is asserted low		
SGMII	i2362 — 10-100M SGMII: Marvell PHY does not ignore the preamble byte resulting in link failure		
USART	i2310 — USART: Erroneous clear/trigger of timeout interrupt		
	i2311 — USART: Spurious DMA Interrupts		
USB	i2409 — USB2 PHY locks up due to short suspend		



# 2 Nomenclature, Package Symbolization, and Revision Identification

## 2.1 Device and Development-Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, XJ722SAAMW

). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

**null** Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

**TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.

**TMDS** Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

For additional information how to read the complete device name for any J722S device, see the specific-device Datasheet (SPRSP96).

#### 2.2 Devices Supported

This document supports the following devices:

J722S, TDA4VEN, TDA4AEN, AM67



# 2.3 Package Symbolization and Revision Identification

Figure 2-1 shows an example of package symbolization.

Table 2-1 lists the device revision codes.




Figure 2-1. Package Symbolization

**Table 2-1. Revision Identification** 

DEVICE REVISION CODE	SILICON REVISION	COMMENTS
A or BLANK	1.0	



# 3 Silicon Revision 1.0 Usage Notes and Advisories

This section lists the usage notes and advisories for this silicon revision.

## 3.1 Silicon Revision 1.0 Usage Notes

i2134 USB: 2.0 Compliance Receive Sensitivity Test Limitation

**Details:** 

Performing receive sensitivity tests (EL\_16 and EL\_17) as defined in the USB-IF USB 2.0 Electrical Compliance Test Specification may invoke the problem described in Advisory i2091.

The issue was originally found while performing these tests using automation software, which increased USB signal amplitude while sending packets. The software was sweeping the amplitude from a value less than 100 mV to a value greater than 150 mV while verifying the device under test (DUT) NAK'd all packets below 100 mV and NAK'd no packets above 150 mV. However, increasing the amplitude through the squelch threshold while sending valid packets may lock the PHY as described in Advisory i2091.

## Workaround(s):

#### 3.2 Silicon Revision 1.0 Advisories

i2049 ECC\_AGGR: Potential IP Clockstop/Reset Sequence Hang due to Pending ECC

Aggregator Interrupts

**Details:** 

The ECC Aggregator module is used to aggregate safety error occurrences (which are rare) and generate interrupts to notify software. The ECC Aggregator provides software control over the enabling/disabling and clearing of safety errors interrupts.

When software is performing a clockstop/reset sequence on an IP, the sequence can potentially not complete because the IP's associated ECC Aggregator instance is not idle. The ECC Aggregator idle status is dependent upon any pending safety error interrupts either enabled or disabled, which have not been cleared by software. As a result, the IP's clockstop/reset sequence may never complete (hang) if there are any pending safety errors interrupts that remain uncleared.

The affected ECC\_AGGRs can be determined by the value listed in the Technical Reference Manual (TRM) for their REV register at Register Offset 0h. The REV register encodes the ECC\_AGGR version in its fields as follows:

v[REVMAJ].[REVMIN].[REVRTL]

ECC\_AGGR versions before v2.1.1 are affected. ECC\_AGGR versions v2.1.1 and later are not affected.

Affected Example:

REVMAJ = 2

REVMIN = 1

REVRTL = 0

The above values decode to ECC\_AGGR Version v2.1.0, which is Affected.

Not Affected Example:

REVMAJ = 2

#### i2049 (continued)

# ECC\_AGGR: Potential IP Clockstop/Reset Sequence Hang due to Pending ECC Aggregator Interrupts

REVMIN = 1

REVRTL = 1

The above values decode ECC AGGR Version v2.1.1, which is Not Affected.

## Workaround(s):

## General Note:

Clockstopping the ECC Aggregator is not supported in functional safety use-cases.

Software should use the following workaround for non-functional safety use-cases:

- 1. Enable all ECC Aggregator interrupts for the IP
- 2. Service and clear all Pending interrupts
- 3. Step 3:
  - a. Disable all interrupt sources to the ECC Aggregator, followed by performing Clockstop/reset sequence.
  - b. Perform Clockstop/reset sequence, while continuing to service/clear pending interrupts.

Due to interrupts being external stimuli, software has two options for step 3:

- 1. Disable all interrupt sources (EDC CTRL checkers) that can generate pending ECC AGGR interrupts prior to performing the clockstop/reset sequence
- 2. Continue to service/clear pending interrupts that occur while performing the clkstop/ reset sequence. The sequence would proceed when all interrupts are cleared.

Software in general may need to detect pending interrupts that continuously fire during this entire sequence (ex. in the case of a stuck-at fault scenario), and disable their associated EDC CTRL safety checkers to allow the clockstop/reset sequence to progress towards completion.

#### i2062

## RAT: Error Interrupt Triggered Even When Error Logging Disable Is Set

#### **Details:**

If the RAT error logging is programmed to disable logging and enable interrupts, then an error will incorrectly trigger an interrupt but the error log registers will correctly not be updated. The error interrupt should not have been generated.

## Workaround(s):

If the RAT error logging is disabled, then the error interrupt should also be disabled by software.

## i2097

# DSS: Disabling a Layer Connected to Overlay May Result in Synclost During the Next Frame

#### **Details:**

Disabling a layer (for example VID1) connected to an OVR (that is toggling DSS\_VID\_ATTRIBUTESx[0] ENABLE from 1 to 0) may result in synclost during the next frame. The synclost may result in a corrupted or blank frame (all pixel data sent out of DSS during the frame is 0x0). The occurrence of synclost is dependent on the timing of setting the GO bit (that is DSS\_VP\_CONTROL[5] GOBIT to 1) vis-à-vis the disabling of the layer. If the "disable layer" MMR write operation and "set GO bit" MMR write operation happens within the same frame boundary, no synclost occurs. If the operations happen across the frame boundary, then synclost occurs (for one frame). The design

#### i2097 (continued)

# DSS: Disabling a Layer Connected to Overlay May Result in Synclost During the Next Frame

automatically recovers and returns to normal operation from the next frame after GO bit is set, see Figure 3-1.




Figure 3-1. Bug Condition

## Workaround(s):

A simple software workaround exists. In the workaround, prior to disabling a layer on the OVR, it is moved to the "non-visible" area of the OVR (for example: DSS\_OVR\_ATTRIBUTES\_x[17-6] POSX = max\_value\_of\_posx or DSS\_OVR\_ATTRIBUTES\_x[30-19] POSY = max\_value\_of\_posy). This avoids the synclost when the layer is disabled.

A sample software workaround pseudo-code is shown on Figure 3-2. In this case, the regular "disable layer" MMR write operation and "set GO bit set" MMR write operation are replaced with macros which implement the software workaround.

```
macro disable_layer (overlay n , layer m)
set OVR[n].ATTRIBUTES2[m].POSX = posx_max;
set OVR[n].ATTRIBUTES2[m].POSY = posy_max;
global_ovr_layer_disable_tracker[n][m] = 1;
endmacro

macro set_go_bit (vp n)
if((|global_ovr_layer_disable_tracker[n])//any bit set
{
    set VP[n].CONTROL.GOBIT = 1;
    Wait for 10 DSS FUNC CLK cycles;
    for (i=0;i<NUM_LAYERS;i++)
    {
        if(global_ovr_layer_disable_tracker[n][i])
        {
            Clear OVR[n].ATTRIBUTES[i].ENABLE = 0;
            global_ovr_layer_disable_tracker[n][i] = 0;
        }
    }
    set VP[n].CONTROL.GOBIT = 1;
    endmacro
```

- Replace layer disable MMR write operation with a macro which positions the layer to the non-visible area of the OVR
- Track which layers are disabled. This will be used while GO bit is set
- Replace GO bit set MMR write operation with this macro
- First, set GO Bit for the changes in "disable\_layer" macro (and any other earlier changes) to take effect
- After the first GO bit set, few idle\_cycles (10 DSS functional clock cycles) are necessary before we move to the second step
- In the second step, actually disable the layers based on the previously tracked information
- Set the GO bit for the second time for the disable of the layers to take effect

Figure 3-2. Workaround Pseudo-code

## i2120 C71x: SE Hangs on Non-Parity Error Detection in Transposed Streams With LEZR

#### **Details:**

The C71x Streaming Engine's (SE) pipeline for returning formatted data and return report internal error information is always monitoring the tags for the data that it is working on. When an error is detected for a line of data used to format data back to the CPU, all



#### i2120 (continued)

## C71x: SE Hangs on Non-Parity Error Detection in Transposed Streams With LEZR

fetching side execution for queuing up commands to go to UMC, uTLB, and the formatting pipeline back to CPU is halted.

In general operation, the only tags monitored for errors are the ones being used for the current command. For transposed mode, this is all tags touched by the current array column. A gap in suppressing internal tag monitoring causes the formatting pipeline to monitor tags that it is not currently working on while creating zero vectors for the LEZR feature. If the SE's fetching side encounters and records an error for a future column, the formatting side may notice it and halt the fetching side before the command for that column has been committed for formatting.

Errors are only reported back to the CPU for commands that are internally committed for formatting, thus halting internal execution before committing the column results in no error being reported to the CPU. Because the SE has halted fetching operations without reporting an error, the CPU proceeds to hang, waiting for either return data or an error from the SE, until an unrelated external event or interrupt occurs.

## Workaround(s):

The only 100% workaround is to not use stream templates with both LEZR and transposed mode enabled.

#### i2137

## PSIL: Clock stop operation can result in undefined behavior

## **Details:**

The clock stop interface is a request/acknowledge interface used to coordinate the handshaking of properly stopping the main clock to the module. Attempting a clock stop on the module without first performing the channel teardowns or clearing of global enable bits will result in module-specific behavior that may be undefined.

The impacted modules are PDMA, SA2UL, Ethernet SW, CSI, UDMAP, ICSS, and CAL.

## Workaround(s):

Before attempting to perform a clock stop operation, software is required to teardown all active channels (via UDMAP "real time" registers in the UDMAP, or PSIL register 0x408 in PSIL based modules), and after this is complete, also clear the global enable bit for all channels (via PSIL register 0x2 in both the UDMAP and PSIL based modules).

#### i2189

## OSPI: Controller PHY Tuning Algorithm

#### **Details:**

The OSPI controller uses a DQS signal to sample data when the PHY Module is enabled. However, there is an issue in the module which requires that this sample must occur within a window defined by the internal clock. Read operations are subject to external delays, which change with temperature. In order to guarantee valid reads at any temperature, a special tuning algorithm must be implemented which selects the most robust TX, RX, and Read Delay values.

## Workaround(s):

The workaround for this bug is described in detail in the application note spract2 (link: <a href="https://www.ti.com/lit/spract2">https://www.ti.com/lit/spract2</a>). To sample data under some PVT conditions, it is necessary to increment the Read Delay field to shift the internal clock sampling window. This allows sampling of the data anywhere within the data eye. However, this has these side effects:



## i2189 (continued)

## **OSPI: Controller PHY Tuning Algorithm**

- 1. PHY Pipeline mode must be enabled for all read operations. Because PHY Pipeline mode must be disabled for writes, reads and writes must be handled separately.
- Hardware polling of the busy bit is broken when the workaround is in place, so SW polling must be used instead. Writes must occur through DMA accesses, within page boundaries, to prevent interruption from either the host or the flash device. Software must poll the busy bit between page writes. Alternatively, writes can be performed in non-PHY mode with hardware polling enabled.
- STIG reads must be padded with extra bytes, and the received data must be rightshifted.

#### i2190

## CSI: CSI RX IF may enter unknown state following an incomplete frame

**Details:** 

When an incomplete frame with potential CRC error is received by the CSI2 interface, the module may enter an unknown state. In which case all the subsequent image frames will not be captured.

Workaround(s):

Reset the CSI\_RX\_IF module.

i2196

#### IA: Potential deadlock scenarios in IA

**Details:** 

The interrupt Aggregator (IA) has one main function, which is to convert events arriving on the Event Transport Lane (ETL) bus, can convert them to interrupt status bits which are used to generate level interrupts. The block that performed this function in IA version 1.0 was called the status event block.

In addition to the status event block, there are two other main processing blocks; the multicast event block, and the counted event block. The multicast block really functions as an event splitter. For every event it takes in, it can generate two output events. The counted event block is used to convert high frequency events into a readable count. It counts input events and generates output events on count transitions to/from 0 to/from non-zero count values. Unlike the status event block, the multicast and counted event blocks generate output ETL events that are then mapped to other processing blocks.

An issue was found after design that could cause the IA to deadlock. The issue occurs when event "loops" occur between these three processing blocks. It is possible to create a situation where a processing block can not output an event because the path is blocked, and since it can not output an event, it can not take any new input events. This inability to take input events prevents the output path from being able to unwind, and thus both paths remain blocked.

## Workaround(s):

Figure 3-3 shows the conceptual block diagram of IA 1.0. Potential loops are avoided by adopting the policy of not allowing the counted event block to send events to the multicast block. This method was chosen because it is more common to split an event first, and then count one while sending the other elsewhere. With this path blocked by convention, it is not possible for a single event to visit any block more than once and thus not possible for paths to become blocked so long as the outputs remain unblocked.

#### i2196 (continued)

## IA: Potential deadlock scenarios in IA




Figure 3-3. Interrupt Aggregator Version 1.0

By following the conventions outlined here, the system is safe from looping hazards that can create a deadlock scenario.

#### i2199

# C71x: SE returning incorrect data when non-aligned transposed stream crosses AM1 circular buffer boundary

#### **Details:**

When AM1 refers to a larger circular buffer size than AM0, SE can reuse the wrong 64B line of data during non-aligned transposed streams. This occurs when one of the rows being transposed crosses the AM1 circular buffer boundary, but not the AM0 boundary.

## Workaround(s):

Have the transposed stream either be fully aligned, meaning that the start address and all scaled DIM values be multiples of 64B, or to not configure AM1 to be a larger circular addressing buffers size than AM0.

#### i2208

## CPSW: ALE IET Express Packet Drops

## **Details:**

This issue impacts the following Module:

The issue with ALE is due to CPSW frequency and IET operation with short express traffic and pre-empted packets that get pre-empted between 60-69 bytes on non-10G capable ports.

If an IET pre-emptible packet get interrupted at 60-69 bytes, the lookup will occur when the next chunk arrives. The CPSW only gives the ALE 64 bytes from the pre-emptible MAC.

As a result, a short express traffic lookup will start at the end of a 64 byte express traffic, but when the pre-empted queue continues, the pre-empted traffic will complete the 64 bytes and attempt a lookup for the pre-empt packet. But this lookup is less that 64



## i2208 (continued)

## CPSW: ALE IET Express Packet Drops

clocks from the express lookup start, so the express lookup will be aborted(express traffic dropped) and start the new lookup for the pre-empted traffic.

Rules to induce the issue:

- You are in IET (Interspersed Express Traffic) mode on ports not capable of 5/10G operation
- 2. Remote express packets can be preempt packets as low as 60 bytes
- 3. Pre-empt packet traffic that is 128 bytes or more.
- 4. Express traffic that interrupts the pre-empt traffic between 60-69 bytes.
- 5. A short express traffic immediately followed by the continuation of the pre-empt traffic.
  - a. Gap between express frame and pre-empt frame be its minimum.
- 6. The CPSW frequency is at its lowest capability for the speeds required.

## Workaround(s):

During IET negotiation, tell the remote to fragment at 128 bytes.

#### i2242

# PCIe: The SerDes PCIe Reference Clock Output is temporarily disabled while changing Data Rates

#### **Details**

The SerDes PCIe Reference Clock Output will be temporarily disabled when changing Data Rates to or from 8.0 GT/s in Derived Refclk mode (as opposed to Received Refclk mode) and using a single SerDes PLL to generate the PCIe TX and RX clocks. This is due to the PLL reprogramming which must be performed when changing the data rate from 2.5 GT/s or 5.0 GT/s to 8.0 GT/s in this mode.

Some external PCIe components that are using the PCIe Reference Clock may not tolerate the disabling of the clock when changing data rates. However, the SerDes in this Device family does not have an issue accepting this Reference Clock behavior. This means that a link that connects the SerDes in one Device to the SerDes in a second Device will not have an issue when one Device generates the Reference Clock and the other Device receives the Reference Clock.

#### Workaround

## Option 1:

Configure the SerDes to use one PLL to generate the clocks for 2.5 GT/s and 5.0 GT/s data rates, and a second PLL to generate the clocks for 8.0 GT/s data rate. This option imposes some limitations:

A) If Internal SSC mode is used, the two PLLs will not spread in sync with each other. This could result in up to 5000ppm difference between frequency of the two PLLs, and therefore between the TX and RX of the link partners. Because of this, Internal SSC mode is not recommended.

B) Protocols used simultaneously with PCIe on different Lanes of the SerDes must be compatible with sharing the PLL configuration of at least one of the two PLLs used for PCIe.

## Option 2:

Use Received Refclk mode. Note that this mode is impacted by the separate Output Refclk jitter errata advisory (i2241)

## Option 3:

Do not operate the PCIe interface at the 8.0 GT/s Data Rate

#### Option 4:

Use an external clock source to supply the PCle Reference Clock to both the Root Complex and End Point Devices of the Link.

#### i2243

## PCIe: Timing requirement for disabling output refclk during L1.2 substate is not met

#### **Details**

PCIe base specification requires Refclk to reach idle electrical state within 100ns of CLKREQ# deassertion when entering L1.2 substate (please refer TL1O\_REFCLK\_OFF parameter).

This timing requirement cannot be met when sourcing Refclk from the device since hardware does not automatically gate Refclk. Refclk gating has to be performed by software by writing to PHY\_EN\_REFCLK field in SERDES\_RST register.

As a result, Refclk cannot be gated in L1.2 substate. Generally, allowing Refclk to run in L1.2 substate is not expected to cause any functional issues. However, if gating Refclk within 100ns is required by the system, L1.2 substate cannot be supported.

## Workaround

Use an external Refclk generator to supply the PCle reference clock

#### i2249

# OSPI: Internal PHY Loopback and Internal Pad Loopback clocking modes with DDR timing inoperable

#### **Details**

The OSPI Internal PHY Loopback mode and Internal Pad Loopback mode uses "launch edge as capture edge" (same edge capture, or 0-cycle timing).

The programmable receive delay line (Rx PDL) is used to compensate for the round trip delay (Tx clock to Flash device, Flash clock to output and Flash data to Controller).

In the case of internal and IO loopback modes, the total delay of the Rx PDL is not sufficient to compensate for the round trip delay, and thus these modes cannot be used.

The table below describes the recommended clocking topologies in the OSPI controller. All other modes not described here are affected by the advisory in DDR mode and are not recommended clocking topologies.

Table 3-1. OSPI Clocking Topologies

Clocking Mode Terminology	CONFIG_REG.PHY _MODE_ENABLE	READ_DATA_CAPT URE.BYPASS	READ_DATA_CAPT URE.DQS_EN	Board implementation
No Loopback, no PHY	0 (PHY disabled)	1 (disable adapted loopback clock)	X	None. Relying on internal clock. Max freq 50MHz.
External Board Loopback with PHY	1 (PHY enabled)	0 (enable adapted loopback clock)	0 (DQS disabled)	External Board Loopback (OSPI_LOOPBACK_ CLK_SEL = 0)
DQS with PHY	1 (PHY enabled)	X (DQS enable has priority)	1 (DQS enabled)	Memory strobe connected to SOC DQS pin

#### Workaround

None. Please use one of the unaffected clocking modes based on the table in the description

## i2253

## PRG: CTRL\_MMR STAT registers are unreliable indicators of POK threshold failure

## **Details**

The POK overvoltage and undervoltage flags in the CTRL\_MMR PRG STAT registers are unreliable indicators of whether the POK has seen a failure. As a result, they are being marked as Reserved in the device Technical Reference Manual (TRM).

#### i2253 (continued)

## PRG: CTRL MMR STAT registers are unreliable indicators of POK threshold failure

#### Workaround

The filtered POK output updates ESM flags.

Upon POK initialization (i.e. enable), the ESM flags should be cleared (due to comparisons carried out during the bandgap and / or the POK settling time). After this initial clear, the ESM flags can be used as a reliable indicator of failure (or no failure) from the POKs.

## i2278

# MCAN: Message Transmit order not guaranteed from dedicated Tx Buffers configured with same Message ID

#### **Details**

The erratum is limited to the case when multiple Tx Buffers are configured with the same Message ID (TXBC.NDTB > 1).

Under the following conditions, a message may be transmitted out of order:

- Multiple Tx Buffers configured with the same Message ID
- · Tx requests for these Tx Buffers are submitted sequentially with delays between each

#### Workaround

## Workaround #1:

After writing the Tx messages with same Message ID to the Message RAM, request transmission of all these message concurrently by single write access to TXBAR. Make sure none of these messages have a pending Tx request before making the concurrent request.

## Workaround #2:

Use the Tx FIFO instead of dedicated Tx Buffers (set bit MCAN\_TXBC[30] TFQM = 0 to use Tx FIFO) for the transmission of several messages with the same Message ID in a specific order.

#### i2279

# MCAN: Specification Update for dedicated Tx Buffers and Tx Queues configured with same Message ID

## **Details**

The erratum updates the descriptions in Section 3.5.2 Dedicated Tx Buffers and 3.5.4 Tx Queue of the M\_CAN User's Manual related to message transmission from multiple dedicated Tx Buffers configured with the same Message ID.

#### Workaround

#### Workaround #1:

After writing the Tx messages with same Message ID to the Message RAM, request transmission of all these message concurrently by single write access to TXBAR. Make sure none of these messages have a pending Tx request before making the concurrent request.

#### Workaround #2:

Use the Tx FIFO instead of dedicated Tx Buffers (set bit MCAN\_TXBC[30] TFQM = 0 to use Tx FIFO) for the transmission of several messages with the same Message ID in a specific order.



i2310

## USART: Erroneous clear/trigger of timeout interrupt

**Details:** 

The USART may erroneously clear or trigger the timeout interrupt when RHR/MSR/LSR registers are read.

## Workaround(s):

For CPU use-case.

If the timeout interrupt is erroneously cleared:

-This is OK since the pending data inside the FIFO will retrigger the timeout interrupt If timeout interrupt is erroneously set, and the FIFO is empty, use the following SW workaround to clear the interrupt:

- Set a high value of timeout counter in TIMEOUTH and TIMEOUTL registers
- Set EFR2 bit 6 to 1 to change timeout mode to periodic
- Read the IIR register to clear the interrupt
- Set EFR2 bit 6 back to 0 to change timeout mode back to the original mode

For DMA use-case.

If timeout interrupt is erroneously cleared:

- -This is OK since the next periodic event will retrigger the timeout interrupt
- -User must ensure that RX timeout behavior is in periodic mode by setting EFR2 bit6 to 1 If timeout interrupt is erroneously set:
- -This will cause DMA to be torn down by the SW driver
- -OK since next incoming data will cause SW to setup DMA again

## i2311 USART Spurious DMA Interrupts

**Details:** 

Spurious DMA interrupts may occur when DMA is used to access TX/RX FIFO with a non-power-of-2 trigger level in the TLR register.

## Workaround(s):

Use power of 2 values for TX/RX FIFO trigger levels (1, 2, 4, 8, 16, and 32).

## i2312 MMCSD: HS200 and SDR104 Command Timeout Window Too Small

**Details:** 

Under high speed HS200 and SDR104 modes, the functional clock for MMC modules will reach up to 192 MHz. At this frequency, the maximum obtainable timeout through of MMC host controller using MMCSD\_SYSCTL[19:16] DTO = 0xE is (1/192MHz)\*2^27 = 700ms. Commands taking longer than 700ms may be affected by this small window frame.

## Workaround(s):

If the command requires a timeout longer than 700ms, then the MMC host controller command timeout can be disabled (MMCSD\_CON[6] MIT=0x1) and a software implementation may be used in its place. Detailed steps as follows (in Linux):

#### i2312 (continued)

#### MMCSD: HS200 and SDR104 Command Timeout Window Too Small

- 1. During MMC host controller probe function (omap\_hsmmc.c:omap\_hsmmc\_probe()), inform processor that the host controller is incapable of supporting all the necessary timeouts.
- 2. Modify the MMC core software layer functionality so the core times out on its own when the underlying MMC host controller is unable to support the required timeout.

i2326

PCIe: MAIN\_PLLx operating in fractional mode, which is required for enabling SSC, is not compliant with PCIe Refclk jitter limits

**Details:** 

The MAIN\_PLLx, which optionally supplies the 100MHz PCIe Refclk for SERDES and external components, does not comply to the PCIe Refclk jitter limits when configured in fractional mode. Fractional mode is required for enabling SSC, therefore SSC mode is not compliant to the PCIe Refclk jitter limits.

Workaround(s):

When sourcing the 100MHz PCIe Refclk from the MAIN\_PLLx, the MAIN\_PLLx should be configured in integer mode only. This prevents the use of SSC for PCIe Refclk, which requires the PLL to operate in fractional mode. If SSC is required on the PCIe interface, an external Refclk generator with SSC should be used to provide the SERDES 100MHz Refclk.

i2351

OSPI: Direct Access Controller (DAC) does not support Continuous Read mode with NAND Flash

**Details:** 

The OSPI Direct Access Controller (DAC) doesn't support Continuous Read mode with NAND Flash since the OSPI controller can deassert the CSn signal (by design intent) to the Flash memory between internal DMA bus requests to the OSPI controller.

The issue occurs because "Continuous Read" mode offered by some OSPI/QSPI NAND Flash memories requires the Chip Select input to remain asserted for an entire burst transaction.

The SoC internal DMA controllers and other initiators are limited to 1023 B or smaller transactions, and arbitration/queuing can happen both inside of the various DMA controllers or in the interconnect between any DMA controller and the OSPI peripheral. This results in delays in bus requests to the OSPI controller that result in the external CSn signal being deasserted.

NOR Flash memories are not affected by CSn de-assertion and Continuous Read mode works as expected.

Workaround(s):

Software can use page/buffered read modes to access NAND flash.

i2362

10-100M SGMII: Marvell PHY does not ignore the preamble byte resulting in link failure

Details:

The CPSW SGMII module outputs up to 5 bytes of 0x50 preamble data when in 10/100 mode and there is an odd number of clocks between packets. All bytes should be 0x55. In 1000Mbps mode, which does not have the issue, there are seven 0x55's in the preamble previous to the SFD. In 100Mbps mode there are 70 bytes in the preamble before the



#### i2362 (continued)

# 10-100M SGMII: Marvell PHY does not ignore the preamble byte resulting in link failure

SFD (because the data is replicated 10 times from 1000Mbps mode). The first five bytes of the seventy can be 0x50 when the issue occurs. This issue has been undetected until now due to testing only with the PHYs that allow the preamble to be eroded and don't care about the actual data in the first number of bytes However, this issue was recently detected with a Marvel PHY (88Q1111 or similar) that looks at the preamble data and makes packet keep/discard decisions based on preamble data of 0x50.

#### Workaround(s):

The workaround options are:

1. Use 1000M mode which does not have the issue.

OR

2. Use a TI PHY (DP83869 or similar) or any other PHY which can erode/ignore the preamble data in 10/100/1000M mode.

i2366

# Boot: ROM does not comprehend specific JEDEC SFDP features for 8D-8D-8D operation

## **Details:**

JEDEC spec JESD216 - SERIAL FLASH DISCOVERABLE PARAMETERS (SFDP) details the parameter table used in certain serial flash devices to describe features and how to communicate/configure the device. The ROM interprets relevant portions of the SFDP for a device's features (such as a how to change from 1S-1S-1S to 8D-8D-8D mode), but does not properly comprehend a flash device that requires:

- A swapped byte order in 8D-8D-8D mode compared to 1S-1S-1S mode
- A command extension that in 8D-8D-8D mode that requires a different command than the first byte sent (such as an inversion of the opcode or another unique byte)

## Workaround(s):

Review the SFDP table of any candidate flash memory that is compliant with JEDEC JESD216; in most cases vendors do not publish this table and can instead be requested from the flash vendor. If the 18th DWORD of the JEDEC Basic Flash Parameter table has bit 31 with a value of "1b", then the memory must be programmed with a swapped byte order from the factory or programmed with the SoC. If bits [30:29] have a value other than "00b" then it will not work with any bootmodes in 8D-8D-8D mode. Avoid using any 8D-8D-8D bootmodes with that flash device as a result.

i2372

Boot: ROM doesn't support select multi-plane addressing schemes in Serial NAND boot

Details:

The ROM bootloader does not support certain multi-plane Serial SPI NAND flash memories that require the read from cache/buffer command to comprehend changing the cache/buffer/plane number to access the correct data.

## Workaround(s):

Carefully review the addressing requirements of a candidate flash memory for references to a special bit for selecting a plane/buffer/cache in the read from cache/buffer command. Do not use memories that have such a requirement.



#### i2383

## OSPI: 2-byte address is not supported in PHY DDR mode

#### **Details:**

When the OSPI controller is configured for 2-byte addressing in PHY DDR Mode, an internal state machine mis-compares the number of address bytes transmitted to a value of 1 (instead of 2). This results in a state machine lockup in the address phase, rendering PHY DDR mode non-operable.

This issue does not occur when using any Tap mode or PHY SDR mode. This issue also doesn't occur when using 4 byte addressing in PHY DDR mode.

## Workaround(s):

For compatible OSPI memories that have programmable address byte settings, set the amount of address bytes required from 2 to 4 on the flash. This may involve sending a specific command to change address bytes and/or writing a configuration register on the flash. Once done, update the amount of address bytes sent in the controller settings from 2 to 4.

For compatible OSPI memories that only support 2-byte addressing and cannot be reprogrammed, PHY DDR mode will not be compatible with that memory. Alternative modes include:

PHY SDR mode

TAP (no-PHY) DDR mode TAP (no-PHY) SDR mode

#### i2399

## C7x: CPU NLC Module Not Clearing State on Interrupt

## **Details:**

Data corruption will occur when:

- 1. An application is running that involves task switching. In this case there are at least 2 tasks that may use NLC.
- 2. There is a NLCINIT issued that would be followed by a TICK when an interrupt comes in for Task A. This action ends up setting some internal state in the NLC module that says we need to reload the ILCNT\_INIT value to ILCNT on the next TICK since the forwarded case it computed was flushed. This state is not being properly cleared when the interrupt is taken.
- The ISR performs a task switch to Task B, which is also running NLC code. The NLC code being returned to needs to be in-progress and have a different ILCNT\_INIT value than the NLC loop in the original task.
- 4. After returning from the ISR, the next TICK will end up setting ILCNT to the wrong value (ILCNT\_INIT 2) due to the corrupted state.

At this point the ILCNT is corrupted and the NLC loop will execute the wrong number of iterations, leading to data corruption.

## Workaround(s):

Issue a NLCINIT (parameters don't matter and there's no need for TICK's/BNL afterwards) in ISR's as part of the context saving. There is no performance impact due to the work-around.

## i2401

## CPSW: Host Timestamps Cause CPSW Port to Lock up

## Details:

The CPSW offers two mechanisms for communicating packet ingress timestamp information to the host.



## i2401 (continued)

## CPSW: Host Timestamps Cause CPSW Port to Lock up

The first mechanism is via the CPTS Event FIFO which records timestamps when triggered by certain events. One such event is the reception of an Ethernet packet with a specified EtherType field. Most commonly this is used to capture ingress timestamps for PTP packets. With this mechanism the host must read the timestamp (from the CPTS FIFO) separately from the packet payload which is delivered via DMA. This mode is supported and is not affected by this errata.

The second mechanism is to enable receive timestamps for all packets, not just PTP packets. With this mechanism the timestamp is delivered alongside the packet payload via DMA. This second mechanism is the subject of this errata.

When the CPTS host timestamp is enabled, every packet to the internal CPSW port FIFO requires a timestamp from the CPTS. When the packet preamble is corrupted due to EMI or any other corruption mechanism a timestamp request may not be sent to the CPTS. In this case the CPTS will not produce the timestamp which causes a lockup condition in the CPSW port FIFO. When the CPTS host timestamp is disabled by clearing the tstamp\_en bit in the CPTS CONTROL register the lockup condition is prevented from occurring.

## Workaround(s):

Ethernet to host timestamps must be disabled.

CPTS Event FIFO timestamping can be used instead of CPTS host timestamps.

#### i2407

## RESET: MCU\_RESETSTATz unreliable when MCU\_RESETz is asserted low

**Details:** 

MCU\_RESETSTATz goes high periodically for a short duration and then low again while MCU\_RESETz is still asserted low. This issue is seen only when MCU\_RESETz is asserted low for greater than 100us. The device remains in reset while MCU\_RESETz is low; the advisory only applies to the signal MCU\_RESETSTATz.

## Workaround(s):

Any one of the following could be used as a workaround for this advisory

- Do not use MCU\_RESETz in a functional system. MCU\_RESETz can still be used for debug, realizing the errata limitation.
- Limit the maximum low duration of MCU RESETz to less than 100us.
- Use Main Domain RESETSTATz instead of MCU\_RESETSTATz. MCU\_RESETz also causes a Main reset, so Main Domain RESETSTATz could be used for device reset observation. Consult the datasheet for RESETSTATz timing specifications.
- For new designs, the circuits which produce Main Domain reset and MCU Domain
  reset should be combined with an AND gate as an input to RESETz. Also connect
  MCU Domain reset circuit to the MCU\_RESETz input. This will provide full functionality
  of MCU warm reset using MCU\_RESETz and MCU\_RESETSTATz to indicate status of
  MCU domain reset. RESETz will be triggered on either a MAIN domain reset or MCU
  domain reset by using the AND gate.

#### i2409

## USB: USB2 PHY locks up due to short suspend

**Details:** 

The USB 2.0 PHY may hang in response to a USB wake-up event that occurs within 3 microseconds of the USB controller entering suspend. This PHY hang can only be recovered via a power cycle as warm reset is ineffectual.

#### Workaround(s):

## i2409 (continued)

## USB: USB2 PHY locks up due to short suspend

Note: this workaround is only applicable if USB is not the primary boot mode. If USB is the primary boot mode, no workaround is available.

In order to prevent this issue from occurring, a specific order of operations must be observed during the USB controller initialization process:

## For USB 2.0 Controller:

- 1. Remove USB controller reset via the LPSC.
- 2. Set PLL\_REG12.pll\_ldo\_ref\_en field (bit 5) in PHY2 region to '1'.
- 3. Set PLL\_REG12.pll\_ldo\_ref\_en\_en field (bit 4) in PHY2 region to '1'.
- 4. Proceed with normal USB controller initialization.

#### For USB3.0 Controller

- Remove USB controller reset via the LPSC.
- 2. Set USB controller suspend\_residency\_enable field in SUSP\_CTRL to '1'.
- 3. Proceed with normal USB controller initialization

#### i2410

## Boot: ROM may fail to boot due to i2409

#### **Details:**

Due to i2409, the ROM may fail to boot in USB boot mode after a warm reset. If the USB 2.0 PHY locks up, the ROM does not implement any of the workarounds listed in i2409, and thus the ROM will hang and fail to boot.

## Workaround(s):

The advisory described in i2409 should be avoided by implementing one of the workarounds described in the advisory in software.

www.ti.com Trademarks

## **Trademarks**

All trademarks are the property of their respective owners.

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
March 2024	*	Initial Release

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated