

The TMS320C54x DSP HPI and PC Parallel Port Interface



1997

Digital Signal Processing Solutions





The TMS320C54x DSP HPI and PC Parallel Port Interface

Oh Hong Lye Customer Applications Center TI Singapore

> SPRA151 March 1997



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

Contents

Ab	ostract	1				
1	Introduction	2				
2	The PC Parallel Port	3				
3	Hardware Design	5				
4	Software Design 4.1 The Bootloading Phase 4.2 The Kernel Phase	9 9 9				
5	5 Summary					
Re	References					
Ap	Appendix A Kernel Assembler Code A-1					

List of Figures

1	HPI Design	6
2	HPI Timing Diagram	7
3	State Diagram for HCNTL1 HCNTL0	8

List of Tables

1	PC Parallel Port Pins	3
2	PC Parallel Port R/W Register	4
3	Parallel Port Pins to HPI	5

iii

iv SPRA151

The TMS320C54x DSP HPI and PC Parallel Port Interface

ABSTRACT

The TMS320C5x and TMS320C54x family of DSPs contains a host port interface (HPI) functional block. This block interfaces to the microcontroller unit (MCU) without external logic hardware. The interface relieves the DSP of the handshake process necessary for communication with the MCU and provides the user with the additional MIPS for actual computations. With minimal interface logic, the HPI interfaces to the host (PC parallel port) in a bi-directional mode. This application report describes the hardware considerations for the interface design. A state machine resolves the problem of insufficient signals on the parallel port side. The report describes the software bootloading sequence and kernel software for parallel communications.

The TMS320C54x DSP HPI and PC Parallel Port Interface

1 Introduction

The host port interface (HPI) unit is a peripheral to the TI TMS320 fixed point DSP family, specifically the TMS320C57, TMS320C542, TMS320C545, and TMS320C548. The unit allows the DSP to interface with an MCU containing a single or dual data strobe, a separate or multiplex address bus, or a separate or multiplex data bus. The HPI communicates with the host independently of the DSP. The HPI features allow the host to interrupt the DSP, or vice versa when required. The interfaces contain minimal external logic, so a system with a host and a DSP is designed without increasing the hardware on the board. The HPI interfaces to the PC parallel ports directly, with simple and minimal hardware.

2 The PC Parallel Port

The HPI interfaces to the PC parallel port (bi-directional mode) in a straightforward manner. The data pins are used for data transfer and the control pins are used as input/output (I/O) for handshaking and read/write (R/W) protocols. Table 1 provides a description of the parallel port pins and the port R/W registers.

I/O	DB25 PIN	CENTRONICS PIN	SIGNAL NAME	REGISTER BIT
0	1	1	-STROBE	C0-
0	2	2	DATA0	D0
0	3	3	DATA1	D1
0	4	4	DATA2	D2
0	5	5	DATA3	D3
0	6	6	DATA4	D4
0	7	7	DATA5	D5
0	8	8	DATA6	D6
0	O 9 9		DATA7	D7
I	10	10	–ACK	S6+IRQ
I	11	11	+BUSY	S7–
I	12	12	+PAPEREND	S5+
I	13 13		+SELECTIN	S4+
0	14	14	-AUTOFD	C1–
I	15	32	-ERROR	S3+
0	16	31	–INIT	C2+
0	17	36	-SELECT	C3-
N/A	18-25	19-30	GND	
N/A		33	GND	
N/A		16, 17	GND	

Table 1.	PC	Parallel	Port Pins
		i aranoi	

NOTE: The I/O column is defined from the PC viewpoint.

Table 2 shows the PC parallel port $\ensuremath{\mathsf{R}}\xspace{\mathsf{W}}$ register.

PORT R/W I/O ADDRES		I/O ADDRESS	BITS	FUNCTION
Data out	W	Base + 0	D0 – D7	Eight TTL outputs
Status in	itus in R Base + 1		S3 –S7	Five TTL inputs
Control out	W	Base + 2	C0 –C3	Four TTL open collector outputs
Control out	W	Base + 2	C4	Internal, IRQ enable
Control out	W	Base + 2	C5	Internal, Tristate data (PS/2)
Data feedback	R	Base + 0		Matches data out
Control feedback	R	Base + 2	C0 –C3	Matches control out
Control feedback	R	Base + 2	C4	Internal, IRQ enable readback

Table 2. PC Parallel Port R/W Register

3 Hardware Design

The HPI connects to the host (PC parallel port in the bi-directional mode) through the data bus of the HPI. The control and status pins are used as bit I/O. These I/O bits provide the handshaking and control for communications with the HPI. The pin names, such as ACK or BUSY, are not significant. Table 3 shows the use of the parallel port pins for communication with the HPI.

PARALLEL PORT	HPI	FUNCTION
D0 – D7	HD0 – HD7	Data bus
ACK	HINT	Host interrupt
BUSY/PAPEREND [†]		No connection
SELECT	HRDY	Host ready pin
AUTOFD [†]	HCNTL0	Access mode control
ERROR	HBIL	HBIL status feedback
INIT	HRW	R/W control strobe
SELECTIN [†]	HCNTL1	Access mode control

Table 3. Parallel Port Pins to HPI

 † The parallel port generates a signal on these pins to the HPI through external hardware. HCS is set to ground. HAS and HDS are connected to V_dd.

The HPI pins and their functions are described as follows:

- The HPI data bus uses HD0 HD7.
- The host interrupt, HINT, is controlled by a HINT bit in the HPIC register. HINT goes low when the DSP writes a 1 to this bit. The bit is read as a 1 by the DSP and host. If the host writes a 1 to this bit, HINT goes high and the DSP and host read this bit as a 0. When the DSP requires the attention of the host, the DSP signals the host using this bit.
- HRDY is a DSP output indicating the DSP is ready for data transfer.
- HCNTL0 and HCNTL1 are the control signals. These signals indicate which transfer to complete. The transfer types are data, address, etc.
- HBIL low indicates the current byte is the first byte; HBIL high indicates the second byte.
- HRW high indicates the host is doing a read; HRW low indicates a write.

Figure 1 shows the HPI design. The host accesses data by an R/W control pin, HRW, and a data strobe, HDS1. HDS2 is tied to V_{dd} . The strobe, HDS1, inputs the data at the rising edge of the signal.

The PC parallel port is the host with a separate data and address bus. HAS is tied to V_{dd} . The falling edge of HDS1 strobes the control signals, HBIL, HCNTL0, HCNTL1, and HRW into the HPI.

To permanently enable the HPI, HCS is tied to ground.



Figure 1. HPI Design

Due to an insufficient number of outputs on the parallel port, SELECTIN and AUTOFD combine with external hardware to create four signals: HCNTL0, HCNTL1, RS (reset), and HBIL. These four signals are input to the TMS320C54x DSP.

The DSP is reset by generating clock edges from AUTOFD.

6 SPRA151

Data is strobed into the HPI data/address register on the rising edge of HDS1. The HBIL input indicates whether the byte received is the first (low) or second (high) byte. HBIL transitions during the rising edge of HDS1, at a point later in time than HDS1. This delay is the propagation delay of the flip-flop (see Figure 2). The flip-flop ensures that the correct value of HBIL is sampled for every byte transferred.

To ensure HBIL is initialized high at power up, a resistor and capacitor are connected to the flip-flop. The resistor and capacitor are not necessary if HBIL is fed back to the host for software initialization. The software monitors the HBIL input to ensure the validity of a data/address transfer.

The timing diagram of Figure 2 shows the control signals and data strobed in and out of the HPI. HAD, HD Read and HD Write are the read and write data signals.[1] The signals show the data transferred across the HPI data bus (HD0–HD7).



Note: HAD stands for HCNTL0, HCNTL1, HBIL and HRW.

Figure 2. HPI Timing Diagram

At time (a), the control signals, HCNTL1, HCNTL0, HRW, and HBIL are set to the required logic level. This level indicates the type of access necessary, whether read or write, and the appropriate registers.

The TMS320C54x DSP HPI and PC Parallel Port Interface

7

At time (b), the falling edge of HDS1 causes the control signals to latch into the HPI and set the HPI to the required mode.

At time (c), the rising edge of HDS1 indicates data is being written to the HPI or read from the HPI.

The two control signals, HCNTL1 and HCNTL0 combine to form the state diagram of Figure 3.



Figure 3. State Diagram for HCNTL1 HCNTL0

In Figure 3, state 11 corresponds to either of the possible instances, reset (RS) toggle or data read/write. Special care is necessary when entering state 11 so the user can determine which of the two functions the system is executing.

A reset is performed upon system initialization or reinitialization. Reinitialization occurs when the system encounters a fatal error. The reset function is not necessary during normal operation.

The reset toggle state occurs when HCNTL0 transitions from 0 to 1 and HCNTL1 is 1. This state occurs when HCNTL1 is the input to the J-K flip-flop and the input HCNTL0 is the inverted clock of the flip-flop.

If the system access to these states is changed so state 11 is always entered through state 01, the reset toggle state is never entered. This feature is easily implemented on the host side. The program access to the various states is a fixed sequence such as, 00 to 01 to 11 to 10 to 00 and so forth. This program sequence makes the system go through state 01 when transitioning from state 00 to 10.

8 SPRA151

4 Software Design

The software design for the HPI-to-PC parallel port interface is divided into two parts: the bootloading phase and the kernel phase.

4.1 The Bootloading Phase

To select the HPI bootload function, the HINT output is connected to the INT2. The boot routine first pulls the HINT low and then checks to see if the INT2 interrupt is active. If INT2 is active, the program branches to the HPI boot routine sequence. This program branch is a jump to location 1000H.

Since the HPI boot routine branches to location 1000H, the user code (communication kernel) must be loaded into the HPI RAM during the DSP reset. During the DSP reset, the HPI is operating in the host-only mode (HOM). The HOM allows the host to access the HPI RAM even if the DSP clock input is stopped.

After the kernel loads, the DSP is taken out of reset and the kernel (loaded code) executes.

4.2 The Kernel Phase

The kernel is a collection of data transfer routines. The basic set of routines that comprise the kernel are:

- Communication protocol
- Data transfer from program memory to PC
- Data transfer from data memory to PC
- Data transfer from PC to program memory
- Data transfer from PC to data memory
- Program execution

Not all the routines from the basic set are necessary for an application. For example, a user may require more than one routine for data transfer between the host and program memory while not requiring a routine for the transfer of data from program memory to the host. One essential routine is the communication protocol. This routine is necessary so the host and the DSP are able to exchange information such as the kernel command to execute, starting address, amount of data to be transferred, etc.

The TMS320C54x DSK debugger kernel uses four pointers. These pointers contain the locations of the command word, start address, data length, and data buffer. The kernel polls the DSPINT bit in the HPIC register of the TMS320C54x (see Appendix A). This polling checks to see if the host software is trying to establish a communication link. If the DSPINT bit is set, the kernel software fetches a command word. The command word from the host is decoded and the DSP performs the required operations.

Before the host interrupts the DSP by setting the DSPINT, the PC loads the required information, such as command word, start address, and data, by means of the HPI. After the load is completed, the PC sets the DSPINT bit in the HPIC. The set bit causes the DSP to fetch the command word and execute the defined operations.

See Appendix A for the kernel source code.

5 Summary

This application report describes the hardware interface design between the host (PC parallel port in the bi-directional mode) and the HPI using the TI TMS320C54x DSP. The report gives a brief description of the software bootload sequence and the debugger kernel. Appendix A provides the source kernel code.

References

- 1. *TMS320C54x, TMS320LC54x, TMS320VC54x Fixed-Point Digital Signal Processors*, Texas Instruments, 1996, Literature Number SPRS039.
- 2. *TMS320C5x DSP Starter kit User's Guide*, Texas Instruments, 1994, Literature Number SPRU101.

Appendix A Kernel Assembler Code

;File:	Host.asm -> basic monitor kernel for TMS320C542								
;	Host Port Interface								
ESC	.set	01bh							
	.width	.width 100							
	.length	55							
	.title	"TMS320C542 Comms	Ke	rnel loaded via Host					
		Port Interface"							
	.mmregs								
VERSION	.set	0001h	;	01 version					
12102011	def	tmp buffptr scra	tch	command startadd					
	·uci	length dump	0011	, command, scarcada,					
	def	main start back	140	dm ldld ldlp ldpm exec					
	.def	special trany	Iu	am, iaia, iaip, iapm, exec					
	.uer	buffptr 1		add-60b inst used					
	.Dss	two 1	΄.	add-6011 /110t used					
	.DSS			add-62h inst used					
	.DSS	scratch, 1		add=62h /not used					
	.bss	usp,1	,						
	.bss	blank, 3	;	add=64h to 66h not used					
	.bss	STACK, 12	;	add=6/h to /2h					
	.bss	TMPSTK,12	;	add=73h to 7eh					
_	.bss	PC, 1	;	add=7fh					
command	.usect	"COMMS", 512,1	;	add=1200h					
startadd	.set	command+1							
length	.set	command+2							
dump	.set	command+3							
;									
; HOST AC	KNOWLEDGE	: Ensure that Host	has	acknowledged end of task					
;									
HOSTACK	.mac	ro							
hack	ldm	hpic, a	;	load accumulator with					
			;	HPI control word					
	and	#08h, a	;	mask out all bits except					
			;	hint					
	bc	hack, aneq	;	wait for hint to go					
			;	high/bit					
			;	goes low					
	ret								
	.end	m							
;									
; DPM: DU	MP PROG M	IEM TO PC							
;									
DPM	.m	acro							
	ld	startadd,0, a	;	store starting address in					
			;	ACCA					
	mvdm	length, ar7	;	store length in ar7					
	stm	#dump, ar5	;	store dump address ar5					
	nop		;	latency					
	nop			2					
	пор								

The TMS320C54x DSP HPI and PC Parallel Port Interface A-1

	loop? add banz stm call	reada *ar5+ #1,0,a loop?,*ar7- #0ah, hpic hack	; cc ; bu ; st ; re ; ir ; ir ; ir ; er	opy a word from prog to HPI uffer tartadd++ epeat for whole blk of data nterrupt host(shared) to ndicate end of task nsure host has acknowledged
	ret	.endm		
; ; DDM: I	DUMP DATA	 А МЕМ ТО РС		
; אתת		macro		
DDM	mvdm	startadd, ar6	; st ; a:	tore starting address in r6
	mvdm	length, ar7	; st	tore length in ar7
	stm	#dump, ar5	; st	tore dump address ar5
	nop		; 18	atency
	nop			
loop?	ld	*ar6+,0,a	; A(CCA=content of loc pointed
			; by	y ar6
	stl	a, 0, *ar5+	; st	tore ACCA in HPI buffer
	banz	100p?,*ar7-	; t2	x whole block
	stm	#Uan, npic	; 11	nterrupt host(shared) to
	ao 1 1	h a al-	, 11	naicale end of task
	rot	HACK	, ei	isure nost has acknowledged
	IEL	endm		
;				
; DLD: I	DOWNLOAD	DATA FROM PC TO DSP		
DLD		.macro		
ar6	mvdm	startadd, ar6	; st	tore starting address in
	mvdm	length, ar7	; st	tore length in ar7
	stm nop	#dump, ar5	; st ; la	tore dump address ar5 atency
10002	14	*ar5+ 0 a	: r	aceived wrd is in ACCA
1005:	stl	a,*ar6+	; st; a1	tore to loc pointed to by r6
	banz	loop?,*ar7-	; dv	wnld whole blk
	stm	#0ah, hpic	; in ; in	nterrupt host(shared) to ndicate end of task
	call ret	hack	; er	nsure host has acknowledged
		.endm		
;				
; DTb: I :	JOWNLOAD	PROG FROM PC TO DSP		
DLP		.macro		
	ld	startadd,0,a	; st ; A(tore starting address in CCA

A-2 SPRA151

```
mvdm
              length, ar7 ; store length in ar7
        stm
              #dump, ar5 ; store dump address ar5
                          ; latency
        nop
        nop
loop?
        writa
              *ar5+
                         ; copy wrd from data at ar5 to
                          ; the prog add
        add
              #1,0,a
                         ; acca++
        banz
              loop?,*ar7- ; transfer whole blk
        stm
              #0ah, hpic
                        ; interrupt host(shared) to
                         ; indicate end of task
        call
              hack
                         ; ensure host has acknowledged
        ret
             .endm
;------
              _____
; DMPREG: dump register: context save to system stack in
; scratchpad RAM
;------
                     _____
DMPREG
            .macro
                         ; disable all interrupts
trapx
       ssbx intm
        pshm bl
                        ; old value of bl in user stack
                      ; save user sp to BL
        ldm sp,b
             #STACK+12,sp ; restore system stack
        stm
              st0
        pshm
              st1
        pshm
        pshm
              tim
        pshm
              ar5
        pshm
              ar6
        pshm
              ar7
        pshm
              ag
        pshm
              ah
        pshm
              al
        stlm
              b,sp
                          ; restore user sp to SP
        nop
        nop
        popm
              bl
                         ; retrieve old value of bl
        ld
              #0, dp
                         ; set dp to page 0
              al
        mqoq
              A, PC
        stl
        ldm
              ifr, a
                         ; clearing DSPINT
              #0204h,0,a
        or
                          ; & int 2
        stlm
              a,ifr
              #command, dp ; setting dp to command area
        1d
        stm
              #0ah, hpic
                         ; interrupt host(shared) to
                         ; indicate end of task
        call
              hack
                         ; ensure host has acknowledged
             .endm
;-----
; EXECUTE: execute a program from given address
;-----
execute
            .macro
              al
                          ; return address to be overwritten
        popm
        ld
              startadd,0,a ; store starting address in ACCA
        nop
                          ; latency problem
```

The TMS320C54x DSP HPI and PC Parallel Port Interface A-3

	pshm	al	; ;	addr for restart of user prog is in user stack
	ld	#0, dp	;	setting dp to 0 to access vars
CAL	ldm	sp,a	;	save user stack pointer to AC-
CAL	at]			store user on to usn
	stm	HCTICKTS CD	,	ld SD with top of system stack
	stm	#Offfh ifr	'	id br with top of system stack
	nonm	HULLLII, ILL		
	popili	al		
	popili	all		
	popili	ag au7		
	popm	ar/		
	popm	arb		
	popm	ar5		
	popm	tim		
	popm	stl		
	popm	st0		
	mvdm	usp,sp	;	restore user sp to SP
	nop			
	rete			
		.endm		
;				
; BEGIN	OF MAIN I	PROGRAM		
;				
.te	xt			
; the fo	llowing :	is the int vector	r t	able which will be placed in
; 1000h	by settii	ng the IPTR of th	ıe	PMST register
	d	start	;	00;reset
	.space	2*16		
	.space	4*16	;	02;nmi
	.space	56*16	;	04; software int
int0	rete		;	40;int0
	.space	3*16		
int1	rete		;	11. 1 - + - + - 1
	.space	2+1C		44,11101
int2		3~10		44, IIICI
	rete	3 ~ 10	;	48;int2
	rete .space	3*16	;	48;int2
tint	rete .space rete	3*16	;	44, int1 48; int2 4c; timer int
tint	rete .space rete .space	3*16 3*16 3*16	; ;	44,1111 48;int2 4c;timer int
tint	rete .space rete .space .space	3*16 3*16 3*16 16*16	; ; ;	44, Int1 48; int2 4c; timer int 50; BSP & HPI RX and TX ready
tint	rete .space rete .space .space	3*16 3*16 3*16 16*16	; ; ;;	44, Int1 48; int2 4c; timer int 50; BSP & HPI RX and TX ready int
tint int3	rete .space rete .space .space rete	3*16 3*16 3*16 16*16	;;;;;	44, int1 48; int2 4c; timer int 50; BSP & HPI RX and TX ready int 60; int3
tint int3	rete .space rete .space .space rete .space	3*16 3*16 16*16 3*16	; ; ;;;	44, int1 48; int2 4c; timer int 50; BSP & HPI RX and TX ready int 60; int3
tint int3 HPINT	rete .space rete .space .space rete .space b	3*16 3*16 16*16 3*16 trap	; ; ;;;;;	44, Int1 48; int2 4c; timer int 50; BSP & HPI RX and TX ready int 60; int3 64; HPI int
tint int3 HPINT	rete .space .space .space rete .space b .space	3*16 3*16 16*16 3*16 trap 2*16	; ; ;;; ;;	44, filt1 48; int2 4c; timer int 50; BSP & HPI RX and TX ready int 60; int3 64; HPI int 67; END
tint int3 HPINT start	rete .space .space .space rete .space b .space ssbx	3*16 3*16 16*16 3*16 trap 2*16 intm	; ; ;;; ;;;	44, filt1 48; int2 4c; timer int 50; BSP & HPI RX and TX ready int 60; int3 64; HPI int 67; END disable all interrupts
tint int3 HPINT start	rete .space rete .space .space b .space b .space ssbx ld	3*16 3*16 16*16 3*16 trap 2*16 intm #0,dp	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	44, filt1 48; int2 4c; timer int 50; BSP & HPI RX and TX ready int 60; int3 64; HPI int 67; END disable all interrupts
tint int3 HPINT start	rete .space rete .space rete .space b .space b .space ssbx ld stm	3*16 3*16 16*16 3*16 trap 2*16 intm #0,dp #0ffffh. ifr	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	44, filt1 48; int2 4c; timer int 50; BSP & HPI RX and TX ready int 60; int3 64; HPI int 67; END disable all interrupts clear interrupt flag register
tint int3 HPINT start	rete .space rete .space rete .space b .space b .space ssbx ld stm	3*16 3*16 16*16 3*16 trap 2*16 intm #0,dp #0ffffh, ifr #0200h. imr	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	44, filt1 48; int2 4c; timer int 50; BSP & HPI RX and TX ready int 60; int3 64; HPI int 67; END disable all interrupts clear interrupt flag register enable only DSPint
tint int3 HPINT start	rete .space .space .space rete .space b .space b .space ssbx ld stm stm	3*16 3*16 16*16 3*16 trap 2*16 intm #0,dp #0ffffh, ifr #0200h, imr #0000b, 72b	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	44, filt1 48; int2 4c; timer int 50; BSP & HPI RX and TX ready int 60; int3 64; HPI int 67; END disable all interrupts clear interrupt flag register enable only DSPint initialise ST0=0
tint int3 HPINT start	rete .space .space .space rete .space b .space b .space ssbx ld stm st st	3*16 3*16 16*16 3*16 trap 2*16 intm #0,dp #0ffffh, ifr #0200h, imr #0000h, 72h #2200h 71b	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	<pre>44, filt1 48; int2 4c; timer int 50; BSP & HPI RX and TX ready int 60; int3 64; HPI int 67; END disable all interrupts clear interrupt flag register enable only DSPint initialise ST0=0 initialise ST1=#2a00</pre>
tint int3 HPINT start	rete .space rete .space rete .space b .space b .space ssbx ld stm st st st	3*16 3*16 16*16 3*16 trap 2*16 intm #0,dp #0ffffh, ifr #0200h, imr #0000h, 72h #2A00h, 71h \$\$\$\$;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	44, filt1 48; int2 4c; timer int 50; BSP & HPI RX and TX ready int 60; int3 64; HPI int 67; END disable all interrupts clear interrupt flag register enable only DSPint initialise ST0=0 initialise ST1=#2a00 default is reset sign

	stm	#TMPS	TK+12,sp	;	initialise SP to temp
				;	stack of 79h
	ld	#1020	h,0,a	;	to set IPTR of PMST to
				;	point to 1000h
	stlm	a,pms	t		
	stm	#0,sw	wsr	;	no wait states
	call	hack		;	check for host
				;	acknowledgement to begin
	stm	#0ah	hnic	;	interrupt host (shared)
	Belli	πoull,	пртс	,	indicate ready to start
	14	#aomm	and dr		acting dp to gommand
	Iu	#COllill	and, up	΄.	
mada	aabr	intm			dicable all interrupts
redo	SSDX			'	disable all interrupts
	rsbx	XI			
	ldm	ifr,	a	;	load accumulator with
				;	interrupt
				;	flag register
	and	#0200	h, a	;	mask out all bits except
				;	DSPINT
	CC	main,	aneq	;	wait for DSPINT to go
				;	high implies that an
				;	interrupt occurred
	ssbx	xf			±
	b	redo		;	loop back
main	ldm	ifr	2	,	alearing DSDINT
liia III		±±±, #0004	a h û a	΄.	cient 2
	10	#0204	11,0,a	'	& IIIC Z
	stim	a,11r			
	mvdm	comma	nd, ar5	;	store command word in
				;	ar5
	nop			;	latency problem
	nop				
	nop				
;execute	commands				
	lddm	banz	ldpm,*ar5-	;	dump data mem ;0
		DDM			
	ldpm	banz DPM	ldld,*ar5-	;	dump prog mem ;1
	ldld	banz DLD	ldlp,*ar5-	;	load data to DSP ;2
	ldlp	banz DLP	exec,*ar5-	;	load prog to DSP ;3
	exec	banz	special.*ar5-	;	execute to single step
				;	or breakpt ;4
		EXECU	TE		*
		HOSTA	CK		
	trap	DMDBE	G		
	h	redo	~	:	wait for commands
	~	rot		;	branch back if invalid
	special	TEL		;	code
	len	a o t	¢_1000b		length of monitor kornel
	TEII	.sel	Υ ΤΟΟΟΠ	;	THE END OF KERNAL

The TMS320C54x DSP HPI and PC Parallel Port Interface A-5