

Interfacing the TMS320C57S Host Port Interface to 80386EX Host Processor

Veikko Koivumaa

Digital Signal Processoring Solutions

Abstract

This document discusses how to connect an Intel 80386EX processor to the Texas Instruments (TI™) TMS320C57S Host Port Interface.

The TI TMS320C57S Host Port Interface (HPI) is an 8-bit parallel port used to interface a host processor to a 16-bit word structure 'C5x DSP. Using this port, the host must always read/write 2 consecutive bytes. The 386EX processor has an input signal BS8_ to indicate that external device is an 8-bit device. A low signal on this line allows 16-bit accesses from an 8-bit processor to be executed as 2 consecutive bytes through data bits D7:D0.



Design Problem

How to connect an Intel 80386EX processor to the TMS320C57S Host Port Interface?

Solution

The Host Port Interface (HPI) is an 8-bit parallel port used to interface a host processor to a 16-bit word structure 'C5x DSP. Using this port, the host must always read/write two consecutive bytes. The 386EX processor has an input signal BS8_ to indicate that external device is an 8-bit device. A low signal on this line allows 16-bit accesses from an 8-bit processor to be executed as 2 consecutive bytes through data bits D7:D0.

From the 386EX address space we need only two lines (A2, A1) to specify where to access in the HPI: Control Register, Address Register, or Data Register (with automatic address modify or not). The 386EX has an internal decoder to place external devices in the address space. Here CS0_ is used for decoded addresses. You can map HPI also to the I/O space of the 386EX. A block diagram of hardware interface is shown in Figure 1.

The external clock for the 386EX is 50MHz (CLK2). This is divided by 2 internally to get 25MHz (40ns) to the CPU. The CPU can make external read/write cycles in 80ns. The speed of the 'C57S HPI in Host Only Mode (HOM) is 2 DSP CPU cycles and 5 DSP CPU cycles in Shared Access Mode (SAM). This means access times are 50ns and 125ns with an 80MHz external clock (40MHz/25ns). For SAM operation, we must use the READY_ line to insert a Wait State to 386EX (one WS means 40ns).



Figure 1. Block Diagram of Hardware Interface



Software Considerations

When the host is accessing the HPI for the first time, it must perform following sequence:

- 1) Write to the HPIC register bit 'BOB' = 1 (upper and lower bytes must be the same)
- 2) Write address to HPIA –registers

After this the host can read and write data registers.

When the DSP is in RESET mode, HPI is automatically in HOM mode. This makes it flexible enough to take control of DSP reset line (RS_) to the host. Also, if you want to save power, the host should take control of DSP clock. (These options are not included in Figure 1). In SAM mode the host must synchronize to the DSP clock. This means a maximum delay of one DSP clock cycle. The Host has priority for memory if DSP is accessing the HPI block in the same cycle.

If you want to boot from HPI, connect the HINT_ pin to INT3_ pin of DSP. The bootloader program will verify this is done and transfer then program control to start address (8800h in program space).

The Host to DSP interrupt vector address is 0018h. The bit location in the IMR/IFR register is 11. The HPI control register (HPIC) is in address 500h in data memory.

DSP has 2KW HPI memory block in following addresses:

| in program space | 8800h - 8FFFh | (disabled if RAM=0) |
|------------------|---------------|-----------------------|
| in data space | 1000h - 17FFh | (disabled if OVLY=0). |

The DSP must take care of the following:

- □ RAM and OVLY bits must be set to 1 after reset.
- □ When SMODE bit is written from SAM to HOM, the next instruction must be NOP.
- When SMODE bit is written from HOM to SAM, the next instruction is not allowed to read HPI RAM block

The host processor can get the DSP to execute pre-programmed tasks by remapping the DSP interrupt vector table in program space to HPI memory block (8800h). The host needs to write the task address to address 0019h in the HPI memory before to interrupt the DSP.

| INTERNET Europe, Mil www.ti.com Phone Register with TI&ME to build custom information pages and receive new product updates automatically via email. Deutsch English Francais Italiano TI Semiconductor Home Page http://www.ti.com/sc/docs/distmenu.htm Fax TI Distributors Japan PRODUCT INFORMATION CENTERS Japan US TMS320 Hotline Hotline (281) 274-2320 Fax (281) 274-2324 BBS (281) 274-2323 email dsph@ti.com Americas +1(972) 644-5580 Phone +1(972) 480-7800 Email sc-informaster@ti.com | iddle East, and Africa +49-(0) 8161 80 3311 +44-(0) 1604 66 3399 +33-(0) 1-30 70 11 64 +33-(0) 1-30 70 11 67 +33-(0) 1-30 70 10 32 epic@ti.com onal +81-3-3457-0972 +0120-81-0026 onal +81-3-3457-1259 c +0120-81-0036 pic-japan@ti.com | Asia (continued) TI Number China TI Number Hong Kong TI Number India TI Number Indonesia TI Number Korea Malaysia TI Number New Zealand TI Number Philippines TI Number Singapore TI Number Taiwan Thailand TI Number | -800-800-1450 10811 -800-800-1450 800-96-1111 -800-800-1450 000-117 -800-800-1450 001-801-10 -800-800-1450 -800-800-011 -800-800-1450 105-11 -800-800-1450 800-0111-111 -800-800-1450 800-001450 |
|--|---|--|---|
|--|---|--|---|

IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete. TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. Inclusion of Device the severe to the intervence of the interve INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated

TI is a trademark of Texas Instruments Incorporated. Other brands and names are the property of their respective owners.

Interfacing the TMS320C57S Host Port Interface to 80386EX Host Processor