

K2G ICE EVM

V 1.0


- See the Hardware Implementation Document for Design Details
- See the Hardware User Guide for Board Details
- See the PCB Build Specification for PCB Design Details

PAGE NO.	SHEET NAME	PAGE NO.	SHEET NAME
1	Title	16	PRU0MII1_Ethernet 2
2	Revision History	17	PRU0MII1_Ethernet 3
3	BLOCK DIAGRAM & I2C TREE	18	MICRO SD CARD
4	Power Supply1	19	ROTARY SWITCH ,OLED & JTAG
5	Power Supply2	20	INDUSTRIAL LEDS
6	SYSTEM_CLOCK ,RESET & I2C	21	USB JTAG
7	DDR_INTERFACE	22	MUX_DEMUX1
8	EEPROM & ETHERNET LEDS	23	MUX_DEMUX2
9	BOOT SETTINGS	24	EXPANSION_HEADER
10	DDR3L	25	PCIe x1 EDGE CONNECTOR
11	DDR3L DECAPS & TERMINATIONS	26	GPIOs
12	QSPI FLASH	27	CURRENT MEASUREMENT
13	Gigabit Ethernet	28	OVER VOLTAGE PROTECTION CIRCUIT
14	PRU0MII0_Ethernet 0	29	HARDWARE SCHEMATICS
15	PRU0MII0_Ethernet 1		


REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR
0.1	10th FEB 2017	R501 DNI'd from BOOTCMPLT signal (Page 06) Part number updated for Screws H9-H12 with RoHS and REACH compliant parts (Page 29) Part number updated for Screws H13-H16 with RoHS and REACH compliant parts (Page 29)	Mistral Design Team
0.2	8th MAR 2017	Power Cord H20 removed from Kit Content	Mistral Design Team
1.0	8th MAR 2017	Baselined for Production RevD	Mistral Design Team

K2G ICE - INDUSTRIAL COMMUNICATION ENGINE SYSTEM BLOCK DIAGRAM












I2C TREE




I2C ADDRESS TABLE

I2C DEVICES	7 BIT ADDRESS
EEPROM	0x50
OLED Display	0x3C
INA Devices	0x40, 0x41, 0x43, 0x44
4 Bit IO Expander	0x41
8 Bit LED Driver	0x6x
CLOCK SYNTHESIZER	0x6D




Project :	Designed for TI by Mistral Solutions Pvt Ltd	Title POWER SUPPLY 1	
K2GICE PROC022	TEXAS INSTRUMENTS	Size C	Document Number MS_TL_K2GICE_SCH_REV D
	MISTRAL	Date: Wednesday, March 08, 2017	Rev D
		Sheet 4 of 29	


K2G CLOCK & RESET




I2C







DDR3L INTERFACE





ETHERNET LEDS



BOARD ID EEPROM




Project : K2GICE PROC022		Designed for TI by Mistral Solutions Pvt Ltd TEXAS INSTRUMENTS MISTRAL		Title: EEPROM_ETHERNETLEDS	
Size: C	Document Number: MS_TI_K2GICE_SCH_REV D	Rev: D			
Date: Wednesday, March 08, 2017	Sheet 8 of 29				




- #### BOOT MODES SUPPORTED
1. QSPI48
 2. QSPI96
 3. SD CARD
 4. EMULATOR
 5. PCIe


DDR3L




DDR3 SECTION DE-CAPS



DDR3 SECTION TERMINATIONS




QSPI Flash




66AK2G02_ZBB


GIGABIT ETHERNET




ETHERNET CLOCK GENERATION




STRAPPING RESISTORS




GIG ETHERNET RESET



2.5V Power





1.1V Power




Project : K2GICE PROC022	Designed for TI by Mistral Solutions Pvt Ltd TEXAS INSTRUMENTS MISTRAL	Title: GIGABIT ETHERNET
	Size: C	Document Number: MS_TL_K2GICE_SCH_REV D
	Date: Wednesday, March 08, 2017	Rev: D
	Sheet: 13 of 29	


ETHERNET 0




RESISTOR STRAPPING




ETHERNET RESET




ETHERNET 1




ETHERNET RESET




RESISTOR STRAPPING




ETHERNET 2




ETHERNET RESET




RESISTOR STRAPPING




ETHERNET 3



RESISTOR STRAPPING






ETHERNET RESET




SD/MMC1 Port

SD/MMC1 1.8V to 3.3V VOLTAGE TRANSLATION





SMART REFLEX & MISC

U9-22



66AK2G02_ZBB

MONOCHROME LCD INTERFACE




Power up VDD_B (100ms Delay Recommended)

JTAG CONNECTOR


U9-19



66AK2G02_ZBB




ROTARY SWITCH - INDUSTRIAL ETHERNET SLAVE ADDRESS SELECTOR







Project :	Designed for TI by Mistral Solutions Pvt Ltd	Title	OLED_JTAG
K2GICE PROC022		Size	Document Number
		C	MS_ILK2GICE_SCH_REV D
		Date:	Wednesday, March 08, 2017
		Sheet	19 of 29
		Rev	D

INDUSTRIAL OUTPUT LEDS







Project : K2GICE PROC022		Designed for TI by Mistral Solutions Pvt Ltd  		Title: INDUSTRIAL_LEDS	
Size: C	Document Number: MS_TI_K2GICE_SCH_REV D	Rev: D		Date: Wednesday, March 08, 2017	
Sheet 20 of 29			Page 1		







MUX/DEMUX 1




MUX DEMUX 2




EXPANSION CONNECTOR




SPI0




SPI1





GPIO EXPANSION
















PCIe Edge Fingers



Project : K2GICE PROC022		Designed for TI by Mistral Solutions Pvt Ltd		Title: PCIe x1 CONNECTOR	
Size C	Document Number MS_TL_K2GICE_SCH_REV D			Rev D	
Date: Wednesday, March 08, 2017		Sheet 25 of 29			




GPIOs / UNUSED PINS






Project : K2GICE PROC022		Designed for TI by Mistral Solutions Pvt Ltd		Title: GPIOs	
Size: C	Document Number: MS_TL_K2GICE_SCH_REV D	Date: Wednesday, March 08, 2017		Sheet: 26 of 29	Rev: D

INA DEVICES




Note :- Put the Shut to J16 & J17 for connecting INA devices to the Processor




Project : K2GICE PROC022	Designed for TI by Mistral Solutions Pvt Ltd 	Title: CURRENT MEASUREMENT						
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Size</td> <td style="width: 40%;">Document Number</td> <td style="width: 10%;">Rev</td> </tr> <tr> <td style="text-align: center;">C</td> <td style="text-align: center;">MS_TL_K2GICE_SCH_REVD</td> <td style="text-align: center;">D</td> </tr> </table>		Size	Document Number	Rev	C	MS_TL_K2GICE_SCH_REVD	D	
Size	Document Number	Rev						
C	MS_TL_K2GICE_SCH_REVD	D						
Date: Wednesday, March 08, 2017		Sheet 27 of 29						

Main 24VDC & PCIe 12DC Power Input




Over Voltage Protection Circuit

UVLO set for 11V
OVP set for 26V



Fault Indication




Note:- When fault is indicated, set to proper voltage and power cycle the board.


Condition	LED Status (D25)
VINPUT between 11 to 26V	OFF
VINPUT above 26V or below 11V	ON

HARDWARE SCHEMATICS

MOUNTING HOLES



STANDOFFs



M1
Shunt0.1in
SHUNT SHOULD BE PLACED ON J3
FOR INTERNAL SYSCLK SOURCE SELECT

FIDUCIALS



Label Assembly Note

ZZ1
The boards and components must be baked before assembly

Label Assembly Note

ZZ2
Provide serial numbers to the assembled boards for identification

Label Assembly Note

ZZ3
Please carry out the cold points check verification and provide the report for each assembled board

Label Assembly Note

ZZ4
The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

Label Assembly Note

ZZ5
All MSL components should be baked as per JEDEC standard

Label Assembly Note

ZZ6
PCB should be baked at 120 degree for 8 hours

Label Assembly Note

ZZ7
These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Label Assembly Note

ZZ8
These assemblies are ESD sensitive, ESD precautions shall be observed.

Label Assembly Note

ZZ9
These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

LOGOs & LABELS

PCB LOGO
Texas Instruments

PCB LOGO
Pb-Free

PCB LOGO
For Evaluation only; not FCC approved for resale

PCB1



K2G_BARE_PCB

A1

LCD - Passive Matrix
Monochrome 96x16
Display
OSD-9616

Board Serial No.

PCB Label

Size: 0.7" x 0.2"
LBL1

MAC ID.

PCB Label

Size: 1.12" x 0.59"
LBL2

KIT CONTENTS

MicroSD CARD



SDSDQAB-008G
H17

ETHERNET CABLE



N210-007-GY
H18

USB CABLE



0687840001
H19

Project : K2GICE PROC022	Designed for TI by Mistral Solutions Pvt Ltd  	Title: HARDWARE SCHEMATICS
		Size: Document Number C MS_TL_K2GICE_SCH_REV D
	Date: Wednesday, March 08, 2017	Sheet 29 of 29

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated