←1000 (mil) → ASSEMBL'	ASSEMBLY VARIANT:						
alg Järgenderkergedhedpforderigpigense	E eru ii	:UBBARD (BAR BOODD D	USEMARD SHALE CRAE	n⁄a S	SVN <b>JREQ:</b> Modit		Texas Instruments or any informatio
Longrename = <b>Møøboled Kg</b> ynlyrbord	mesm Bopt (m ]	IGNORE					the specification an implementation
PLO2TT MATAMENT=2/11TOmpXDATsemply Draw	17:04:01pn i	GEANEURATHED. 70 ::		17:04:00pniw	semply Dra		•
1			2			3	


COMPONENTS MARKED 'DNP' SHOULD NOT BE DEDIPULINATION TO DUOHS 'AND' DAYAAM STNANOAMOO

2

1

В

D



3		4	5			6	
				If you	change the st	Pelow this is static.   ackup, update the Lee   Ref_Design.PcbDoc   Copper Dielectric   Thickness Dielectric   Solder Resist   1.4mil FR-4   Solder Resist	jend.
				<u>3450</u> Numbe MIN. TI MIN. C MIN. V MINIMUM ANNU	(REFER ALSO ARRA MIL X <u>4950M</u> er of Layers : _ RACK WIDTH: _ LEARANCE: _ IA PAD SIZE: _ JLAR RING 0.05mm	2 8 MIL 8 MIL 24 MIL (2MIL) EXTERNAL	ATION)
				REGISTRATION MATERIAL:	08 X FR-4 High	AL +/- <u>5</u> MIL, HOLES +/-	<u>3</u> MIL
our panel vendors top To re-size the board Select lines on M1 Draw a rectangle us Enter Place Line keyboard jo to keyboard jl to keyboard jl to	p out at 7i d shape, de Board Outl sing lines e mode (ke jump to lo jump to lo jump to lo jump to lo	o the following: ine and delete (easy in single layer mode (example will be for a 4 x 6 board yboard pl) igin, hit enter cation, set x to 6000, hit enter twice cation, set x to 6000 and y to 4000, hit en cation, set x to 0 and y to 4000, hit enter igin, hit enter	iter twice	INNER SIGNAL: DRILLING: REFERENCE: PTH MIN COPF	CTHER +	6012 TYPE 3 CLASS 2 -/- 2MIL (1.4oz) 2.8MIL 2.8MIL (2oz) N/A X NC_DRILL FILES	(2oz)
Select lines on M1 Menu Design Board S To define a Keep-Out Menu Design Board S Set the Keep-Ou Ensure Route To If you re-size the bo	Board Outl ShapelDefine that mirro ShapelCreate It Layer as bol Outline	ine e from Selected Objects (keyboard dsd)	the	SOLDER RES SURFACE FINISH IMM. TIN, ARRAY/PANEL: CERTIFICATION: X ANS X UL S ADDITIONAL REQ MICROSECTION BARE BOARD	COLOR: X WHITE IST COLOR: X GREEN I S GREEN I SILVER OR EQUIV SILVER OR EQUIV CUT AND N.C. ROU MATERIALS AND V TO MEET OR EXC I IPC-A-600F CLA 94V-0 X RoH UIREMENTS: YES	BLUE OTHER N GOLD (ENIG) ENEPIG OTHER TRIM PER MECH LAYER 1 TE $X$ V. SCORE WORKMANSHIP FOR ALL PCBS EED THE REQUIREMENTS OF: SS -> 1 $X$ 2 $3$ IS 0THER PER OF	S 3 RDER
COMPONENTS MARKE ASSEMBLY VARIAN	exas Instrumen	ts (TI) and/or its licensors do not warrant the accuracy (	or completeness of this specification	PROJECT TITLE: 140V440 DESIGNED FOR: FILE NAME:	DV Non-isola		
or th an	r any informat: ne specificatio n implementatio	ion contained therein. TI and/or its licensors do not warr ons, will be suitable for your application or fit for any p on. TI and/or its licensors do not warrant that the design date and test your design implementation to confirm the sy	ant that this design will meet particular purpose, or will operate in is production worthy. You should	R. Scibili SCALE: 1.		R. Scibilia ALTIUM DESIGNER VERSION: 10.0.0.27009	
3		4	5			6	

COMPONENTS MARKED 'DNP' SHOULD NOT BE DEDDEDINGTORD BE TON DUUCHS 'AND STURINAM STURINAMON ASSEMBLY VARIANT: [No Variations] [2noisian] [2noisiations] [2noisian] [2n											
	DIGDNOBDE 6		31A 272700 090555 A		n/a	SVN BRED			nts (TI) and/or its licensors do not warrant the ac tion contained therein. TI and/or its licensors do		
LONERENAME = BOORDINALINES distant Bopt of m			I GNORE						the specifications, will be suitable for your application or fit an implementation. TI and/or its licensors do not warrant that		
PLO2TTNNMMNUERT=2NIB©Antxonni Ass	embly Draw <del>l</del> og+C	GEANEOR	A.MCD.<0 :: 07.00	GERMEDERATH	17:04p01we	sembly Dra	PLC2TTMENTERINGSBINGETFELTMENTSD_19	· ·	idate and test your design implementation to confirm		
1			2					_	4		

<	99,06		
			-10, 01-
		0	

D

4

5			6			
·	The Sta If you	ckup Legend be change the sta	elow this ackup, upo	is static. late the Leg	end.	
	Layer Stack	Up Detail for:	Ref_Design	Dielectric		
	Name Top Solder Mask	Gerber Document	Copper Thickness	Material Solder Resist		
	Top Layer Bottom Layer		1.4mil 1.4mil	FR-4		
	Bottom Solder Mask	(.GBS)		Solder Resist		
		DESIGN INF	ORMATION			A
	BOARD SIZE 3450	(REFER ALSO ARRA MIL X 4950M		OFILING INFORMA	TION)	
	Numbe	er of Layers :	2			
		_	8 MIL			
		_	<u>8</u> MIL 24 MIL			
		LAR RING 0.05mm	· ·	RNAL		
		D-275 CLASS 2 L TOLERANCES: META		IIL, HOLES + $/-$ _	<u>3</u> ML	
	MATERIAL:					
	FR-40	08 X FR-4 High	Tg OT	HER		
		]62 MIL (1.6mm) ⊣		OTHER		
	TOLERANCE:	X ANSI IPC-	-6012 TYPE	3 CLASS 2		
	BOW & TWIST:		-6012 TYPE	3 CLASS 2		в
			/-			
	COPPER THICKN	$\begin{bmatrix} 255 \\ 1.4 \\ \end{bmatrix}$	2MIL (1.4	oz) 2.8MIL	(2oz)	
		X 1.4MIL (1oz)	2.8MIL (2		<b>、</b> /	
	DRILLING: REFERENCE:	X AS SHOWN				
		PER THICKNESS: X	- <u> </u>	OTHER		
	BOARD FINISH:				_	
	SILKSCREEN: SILKSCREEN			VI		
	SOLDER RES					
		X GREEN E	BLUE C	THER		
	SURFACE FINISH		GOLD (ENIG)	ENEPIG		
		/SILVER OR EQUIV	OTHER		_	
	ARRAY/PANEL:	CUT AND	TRIM PER ME E XV.	CH LAYER 1 SCORE		С
	CERTIFICATION:	MATERIALS AND W	/ORKMANSHIP	FOR ALL PCBS		
		TO MEET OR EXCE		$\begin{array}{c c} \text{JIREMENTS OF:} \\ \hline X 2 \\ \hline 3 \end{array}$		
		94V-0 X RoHS		THER <u>PER ORI</u>	DER	
	ADDITIONAL REQ MICROSECTION					
	BARE BOARD			JIRED PER C	ORDER	
	MANUFACTURE	R'S UL: RAIL	METAL	X SILK		
		Town	0			
		TEXA INST	RUMENTS	5		
	PROJECT TITLE:					
		)V Non-isola	ted Flyba	ack + 2 ×	LDO	
	DESIGNED FOR:					П
	file name: PMP10055	Rev_A AC Sta	acking La	ayout.PcbD	oc	
accuracy or completeness of this specification	ENGINEER:		LAYOUT BY:			
not warrant that this design will meet for any particular purpose, or will operate in	R. Scibili	а	R. Scib			
he design is production worthy. You should rm the system functionality for your application.	SCALE: 1.	00	ALTIUM DESIGNER			
5	1		6			

on. TI and/or its licensors do not warrant that the late and test your design implementation to confirm

4

## **IMPORTANT NOTICE FOR TI REFERENCE DESIGNS**

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated