PMP30336RevB Test Results



1	Sta	rtup	2
2	Shu	ıtdown	4
3	Effi	ciency	6
4	Loa	d Regulation	7
5	Line	e Regulation	8
6	Rip	ple Voltage	9
(5.1	Input	9
(5.2	Output	10
7	Cor	ntrol Loop Frequency Response	12
8	Loa	d Transients	14
9	Mis	scellaneous Waveforms	16
ģ	9.1	Switch	16
Ç	9.2	Gate to GND	17
Ç	9.3	D1	18
10	T	hermal Image	19
:	10.1	6Vin / 250mA out	19
:	10.2	12Vin / 250mA out	20
	10.3	18Vin / 250mA out	21
:	10.4	12Vin / 500mA out	22
	polog vice: w:	y: Flyback (DCM) TPS40210 approx 200kHz, measured 203kHz; ON @ 6.06V, OFF @ 5.66V	

Unless otherwise mentioned all measurements were done

with 12V input voltage and 0.25A lull load output current (resistive load).





1 Startup

The startup waveform is shown in the Figure 1. The input voltage was set to 6V. Power supply was connected.




Figure 1

The startup waveform is shown in the Figure 2. The input voltage was set to 12V. Power supply was connected.





Figure 2

PMP30336RevB Test Results



The startup waveform is shown in the Figure 3. The input voltage was set to 18V. Power supply was connected.





2 Shutdown

The shutdown waveform is shown in the Figure 4. The input voltage was set to 6V. Power supply was disconnected




Figure 4

The shutdown waveform is shown in the Figure 5. The input voltage was set to 12V. Power supply was disconnected




Figure 5

PMP30336RevB Test Results



The shutdown waveform is shown in the Figure 4. The input voltage was set to 18V. Power supply was disconnected




Figure 6



Efficiency

The efficiency is shown in the Figure 7 below, at 12Vin/18Vin tested up to 500mA load




Figure 7

The loss (PIN - POUT) is shown in Figure 8




Figure 8



4 Load Regulation

The load regulation of the output is shown in the Figure 9 below.




Figure 9

primary side regulation needs a minimum load > 5mA



5 Line Regulation

Figure 10 shows the line regulation with a load current of 0.25A




Figure 10

Efficiency and loss were calculated and is shown in Figure 11




Figure 11



6 Ripple Voltage

6.1 Input

The input ripple voltage is shown in Figure 12.




Figure 12



6.2 Output

The output ripple voltage is shown in Figure 13. The input voltage is set to 6V.




Figure 13

The output ripple voltage is shown in Figure 14. The input voltage is set to 12V.




Figure 14



The output ripple voltage is shown in Figure 15. The input voltage is set to 18V.




Figure 15



7 Control Loop Frequency Response

Figure 16 shows the loop response with 0.25A load and 6V input.




Figure 16

Figure 17 shows the loop response with 0.25A load and 12V input.




Figure 17



Figure 18 shows the loop response with 0.25A load and 18V input.




Figure 18

Table 1 summarizes the results

	6V	12V	18V
Bandwidth (kHz)	5.42	5.42	5.8
Phasemargin	53°	61°	64°
slope (20dB/decade)	-1.36	-1.24	-1.21
gain margin (dB)	-21.1	-21.1	-26.4
slope (20dB/decade)	-1.45	-1.45	-1.89
freq (kHz)	32.7	32.7	51.8

Table 1



8 Load Transients

The Figure 19 shows the response to load transients. The load is switching from 0.125A to 0.25A (30 Hz with electronic load N3305A). The input voltage was set to 6V.




Figure 19

The Figure 20 shows the response to load transients. The load is switching from 0.125A to 0.25A (30 Hz with electronic load N3305A). The input voltage was set to 12V.




Figure 20

PMP30336RevB Test Results



The Figure 21 shows the response to load transients. The load is switching from 0.125A to 0.25A (30 Hz with electronic load N3305A). The input voltage was set to 18V.




Figure 21

the DC error is related to primary side regulation



9 Miscellaneous Waveforms

9.1 Switch

Waveform at the switchnode (Q1 to GND) is shown in Figure 22




Figure 22



9.2 Gate to GND

Waveform from gate to ground is shown in Figure 23




Figure 23



9.3 D1

Waveform at the Diode D1 (referenced to VOUT) is shown in Figure 24




Figure 24



10 Thermal Image

10.1 6Vin / 250mA out

Thermal image with input voltage set to 250mA is shown in Figure 25




Figure 25

Name	Temperature
D1	43.5°C
R13	31.4°C
T1	31.9°C

Table 2



10.2 12Vin / 250mA out

Thermal image with input voltage set to 12V is shown in Figure 26




Figure 26

N	lame	Temperature
	D1	46.5°C
	T1	36.2°C
	R18	34.9°C

Table 3



10.3 18Vin / 250mA out

Thermal image with input voltage set to 18V is shown in Figure 27




Figure 27

Name	Temperature
D1	47.2°C
R13	36.1°C
U1	34.9°C

Table 4



10.4 12Vin / 500mA out

Thermal image with input voltage set to 12V and output current 500mA is shown in Figure 28




Figure 28

Name	Temperature
D1	64.6°C
T1	43.0°C
R13	37.4°C

Table 5

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated