This user's guide contains support documentation for the DIYAMP-SOT23 evaluation module (EVM). Included is a description of how to set up and configure the EVM, printed circuit board (PCB) layout, schematic, and bill of materials (BOM) of the DIYAMP-SOT23-EVM.

Contents

1 Introduction ................................................................................................................... 3
2 Hardware Setup .......................................................................................................... 4
3 Schematic and PCB Layout .......................................................................................... 7
4 Connections .................................................................................................................. 27
5 Bill of Materials and Reference ................................................................................... 30

List of Figures

1 Location of Circuit Configurations .............................................................................. 4
2 Detach Desired Circuit Configuration .......................................................................... 5
3 Detach Configuration With Attached IC and Passive Components ......................... 5
4 Terminal Strip (TS-132-G-AA) Broken Into 4-Pin Lengths .................................................. 5
5 4-Pin Length Terminal Strips Inserted in DIP Socket ................................................... 6
6 Detached Board Configuration Position Over Terminal Pins ........................................... 6
7 Fully-Assembled Circuit Configuration From DIYAMP-SOT23-EVM ......................... 6
8 Silk Screen Circuit Schematic ....................................................................................... 7
9 Single-Supply, Multiple Feedback Filter Schematic ....................................................... 7
10 Single-Supply, MFB Filter Top Layer ........................................................................... 8
11 Single-Supply, MFB Filter Bottom Layer .................................................................... 8
12 Single-Supply, Sallen-Key Filter Schematic ................................................................. 9
13 Single-Supply, Sallen-Key Filter Top Layer ................................................................. 9
14 Single-Supply, Sallen-Key Filter Bottom Layer .......................................................... 10
List of Tables

1 DIYAMP-SOT23-EVM Kit Contents ......................................................... 3
2 Location of Circuit Legend ................................................................. 4
3 MFB Filter Type Component Selection .............................................. 8
4 Sallen-Key Filter Component Type Selection ....................................... 9
5 MFB Filter Type Component Selection .............................................. 16
6 Sallen-Key Filter Component Type Selection ...................................... 18
7 Bill of Materials .............................................................................. 30

Trademarks

FilterPro, TINA-TI are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
1 Introduction

The DIYAMP-SOT23-EVM is an EVM developed to give users the ability to easily evaluate their design concepts. This break-apart EVM has several popular op-amp configurations including: amplifiers, filters, and stability compensation configurations for both single and dual supply. The EVM is designed for 0805 and 0603 package size surface mount components enabling easy prototyping. This board gives the user the ability to build anything from a simple amplifier to complex signal chains by combining different configurations.

For more information about power supply voltages and input/output limitations, consult TI Precision Labs – Op Amps videos.

1.1 DIYAMP-SOT23-EVM Kit Contents

Table 1 details the contents included in the DIYAMP-SOT23-EVM kit.

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIYAMP-SOT23-EVM</td>
<td>PCB</td>
<td>1</td>
</tr>
<tr>
<td>Header Strip</td>
<td>100 mil (2.54 mm) spacing, 32 position, through hole</td>
<td>2</td>
</tr>
</tbody>
</table>

1.2 EVM Features

This EVM supports the following features:

- Multiple circuit configurations
- Dual- and single-supply configurations
- Breadboard compatible
- Schematic provided in silk screen on the PCB
- Multiple connector options for input and output connections: SMA, test point, and wires.

1.3 List of Circuits on the EVM

- Single-supply multiple feedback (MFB) filter
- Single-supply Sallen-Key filter
- Single-supply non-inverting amplifier
- Single-supply inverting amplifier
- Difference amplifier
- Dual-supply multiple feedback (MFB) filter
- Dual-supply Sallen-Key filter
- \( R_{\text{iso}} \) with dual feedback
- Non-Inverting Comparator
- Inverting Comparator
- Dual-supply non-inverting amplifier
- Dual-supply inverting amplifier
2 Hardware Setup

Assembly of the DIYAMP-SOT23-EVM involves identifying and breaking out the desired circuit configuration from the EVM, soldering components, header pins, and inputs and outputs connections. This section presents the details of these procedures.

2.1 EVM Circuit Locations

Figure 1 and Table 2 map the location of each circuit configuration on the EVM. Figure 1 labels each circuit configuration with a letter ranging from A to L. Table 2 matches the circuit configuration to a letter in Figure 1 and also provides the name of each individual circuit written in silk screen on the EVM.

![Figure 1. Location of Circuit Configurations](image)

<table>
<thead>
<tr>
<th>Circuit Name</th>
<th>Silk Screen Label</th>
<th>Letter in Figure 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single-supply multiple feedback filter</td>
<td>Single-Supply MFB Filter</td>
<td>A</td>
</tr>
<tr>
<td>Single-supply Sallen Key filter</td>
<td>Single-Supply SK Filter</td>
<td>B</td>
</tr>
<tr>
<td>Single-supply non-inverting amplifier</td>
<td>Single-Supply Non-Inverting Amp</td>
<td>C</td>
</tr>
<tr>
<td>Single-supply inverting amplifier</td>
<td>Single-Supply Inverting Amp</td>
<td>D</td>
</tr>
<tr>
<td>Difference amplifier</td>
<td>Difference Amp</td>
<td>E</td>
</tr>
<tr>
<td>Dual-supply multiple feedback filter</td>
<td>MFB Filter</td>
<td>F</td>
</tr>
<tr>
<td>Dual-supply Sallen Key filter</td>
<td>SK Filter</td>
<td>G</td>
</tr>
<tr>
<td>Inverting comparator</td>
<td>Inverting Comparator</td>
<td>H</td>
</tr>
<tr>
<td>Non-inverting comparator</td>
<td>Non-Inverting Comparator</td>
<td>I</td>
</tr>
<tr>
<td>$R_{iso}$ with dual feedback</td>
<td>Riso Dual Feedback</td>
<td>J</td>
</tr>
<tr>
<td>Dual-supply non-inverting amplifier</td>
<td>Non-Inverting Amp</td>
<td>K</td>
</tr>
<tr>
<td>Dual-supply inverting amplifier</td>
<td>Inverting Amp</td>
<td>L</td>
</tr>
</tbody>
</table>
2.2 EVM Assembly Instructions

This section has step-by-step instructions on how to assemble a circuit configuration from the EVM.

Step 1. Choose the desired circuit configuration. See Section 2.1 for the location of each circuit configuration.

Step 2. Gently flex the PCB panel at the score lines to separate the desired circuit configuration from the EVM.

Step 3. Solder device and surface mount passive components to the separated PCB.

Step 4. Use long-nose pliers to break header strips, provided in the EVM kit, into 4-position lengths.
Step 5. Insert header strips into a spare DIP socket as shown in Figure 5.

![Figure 5. 4-Pin Length Terminal Strips Inserted in DIP Socket](image)

Step 6. Position separated PCB over pins and solder the connections. Carefully remove from the DIP socket.

![Figure 6. Detached Board Configuration Position Over Terminal Pins](image)

Step 7. Attach SMA connectors, test points, or wires to the input and output of the separated PCB.

![Figure 7. Fully-Assembled Circuit Configuration From DIYAMP-SOT23-EVM](image)
3 Schematic and PCB Layout

This section provides the schematic and PCB layout of each circuit configuration provided on the EVM.

3.1 Schematic PCB Drawing

Each circuit board has a silk screen of its schematic for easy reference.

![Silk Screen Circuit Schematic](Figure 8)

3.2 Single-Supply, Multiple Feedback Filter

Figure 9 shows the schematic for the single-supply, multiple feedback (MFB) filter circuit configuration.

![Single-Supply, Multiple Feedback Filter Schematic](Figure 9)

The MFB topology (sometimes called infinite gain or Rauch) is often preferred, due to low sensitivity to component variations. The MFB topology creates an inverting second-order stage. This inversion may, or may not, be a concern in the filter application.
The single-supply, MFB filter circuit can be configured as a low-pass filter, high-pass filter, or band-pass filter based on the component selection of Z1 through Z5. Table 3 displays the type of passive component that should be chosen for Z1 through Z5 for each filter configuration.

Table 3. MFB Filter Type Component Selection

<table>
<thead>
<tr>
<th>Pass-Band Filter Type</th>
<th>Type of Component (Z1)</th>
<th>Type of Component (Z2)</th>
<th>Type of Component (Z3)</th>
<th>Type of Component (Z4)</th>
<th>Type of Component (Z5)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low Pass</td>
<td>R1</td>
<td>C2</td>
<td>R3</td>
<td>R4</td>
<td>C5</td>
</tr>
<tr>
<td>High Pass</td>
<td>C1</td>
<td>R2</td>
<td>C3</td>
<td>C4</td>
<td>R5</td>
</tr>
<tr>
<td>Band Pass</td>
<td>R1</td>
<td>R2</td>
<td>C3</td>
<td>C4</td>
<td>R5</td>
</tr>
</tbody>
</table>

For additional guidance in designing a filter, download FilterPro™ active filter design software.

Capacitor C2 provides the option to filter noise that may be introduced from the Vref input. calculates the cutoff frequency due to C2.

\[ f_c_{Vref} = \frac{1}{2\pi \times R_1 // R_2 \times C_2} \] (1)

The PCB layout of the top layer of the single-supply, MFB filter configuration is displayed in Figure 10.

![Figure 10. Single-Supply, MFB Filter Top Layer](image)

The PCB layout of the bottom layer of the single-supply, MFB filter configuration is displayed in Figure 11.

![Figure 11. Single-Supply, MFB Filter Bottom Layer](image)
3.3 Single-Supply, Sallen-Key Filter

Figure 12 shows the schematic for the single-supply, Sallen-Key filter circuit configuration.

![Figure 12. Single-Supply, Sallen-Key Filter Schematic](image)

Sallen-Key is one of the most commonly applied active filter topologies. The Sallen-Key is a non-inverting, voltage-controlled, voltage-source (VCVS) able to attain larger Qs with a stable response than other filter topologies. Because Sallen-Key is non-inverting, it might be preferable over the MFB topology.

The single-supply, Sallen-Key filter can be configured as a low-pass filter, high-pass filter, or band-pass filter based on the component selection of Z1 through Z5. Table 4 displays the type of passive component that should be chosen for Z1 through Z5 for each filter configuration.

![Table 4. Sallen-Key Filter Component Type Selection](image)

<table>
<thead>
<tr>
<th>Pass-Band Filter Type</th>
<th>Type of Component (Z1)</th>
<th>Type of Component (Z2)</th>
<th>Type of Component (Z3)</th>
<th>Type of Component (Z4)</th>
<th>Type of Component (Z5)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low Pass</td>
<td>R1</td>
<td>R2</td>
<td>C3</td>
<td>C4</td>
<td>Not populated</td>
</tr>
<tr>
<td>High Pass</td>
<td>C1</td>
<td>C2</td>
<td>R3</td>
<td>R4</td>
<td>Not populated</td>
</tr>
<tr>
<td>Band Pass</td>
<td>R1</td>
<td>R2</td>
<td>R3</td>
<td>R4</td>
<td>C5</td>
</tr>
</tbody>
</table>

For additional guidance in designing a filter, download the FilterPro active filter design software.

The PCB layout of the top layer of the single-supply, Sallen-Key filter circuit configuration is displayed in Figure 13.

![Figure 13. Single-Supply, Sallen-Key Filter Top Layer](image)
The PCB layout of the bottom layer of the single-supply, Sallen-Key filter configuration is displayed in Figure 14.

![Figure 14. Single-Supply, Sallen-Key Filter Bottom Layer](image)

### 3.4 Single-Supply, Non-Inverting Amplifier

Figure 15 shows the schematic for the single-supply, non-inverting amplifier circuit configuration.

![Figure 15. Single-Supply, Non-Inverting Amplifier Schematic](image)

The non-inverting op-amp configuration takes an input signal that is applied directly to the high impedance, non-inverting input terminal and outputs a signal that is the same polarity as the input signal. The load resistance for this topology is the sum of R1 and R2. The values of the resistors in the feedback network will determine the amount of gain to amplify the input signal.

There are multiple ways to configure the single-supply, non-inverting amplifier. The following cases show three primary use case configurations for this circuit.
Case 1: Standard non-inverting circuit

This circuit board can be configured into a standard non-inverting circuit by shorting C3 and C4 with a 0-Ω resistor and leaving R3 and R4 unpopulated.

Equation 2 displays the transfer function for the standard single-supply, non-inverting amplifier circuit configuration.

\[
V_{\text{out}} = \left(1 + \frac{R_1}{R_2}\right) V_{\text{in}}
\]

where

- C3 is shorted with a 0-Ω resistor
- C4 is shorted with a 0-Ω resistor
- R3 is unpopulated
- R4 is unpopulated

Capacitor C2 provides the option to filter the output. The cutoff frequency of the filter can be calculated using Equation 3.

\[
f_c = \frac{1}{2\pi R_1 C_2}
\]

Case 2: AC coupled, single-supply, non-inverting circuit

This circuit board can be configured into an AC coupled non-inverting circuit by populating C3 and C4 with capacitors and populating R3 or R4 with resistors. R3 and R4 are used to set the DC output in the following two ways:

Option 1: VREF is directly applied to the input IN+
- R3 is populated with the desired biasing resistor
- R4 is unpopulated

Option 2: VREF is divided down and applied to the input IN+
- R3 and R4 are populated with resistors, see Equation 4

\[
V_{\text{IN+}} = \left(\frac{R_4}{R_3 + R_4}\right) V_{\text{ref}}
\]

The AC response of the input signal is high-passed through C4, R3 + R4. The op-amp noise-gain is unity-gain until the gain begins to rise at the zero frequency defined in Equation 5.

\[
F_{\text{ZERO}} = \frac{1}{2\pi C_3 (R_1 + R_2)}
\]

The gain flattens off to the same gain defined in Equation 2 at the frequency defined in Equation 6.

\[
F_{\text{pole}} = \frac{1}{2\pi C_3 R_2}
\]

For more information on the AC coupled non-inverting circuit, see e2e.ti.com.

Case 3: Non-inverting signal scaling circuit

This circuit board can be configured into a non-inverting signal scaling circuit by shorting C3 with a 0-Ω resistor and populating C4 with a resistor. This forms a 3-resistor divider with R3 and R4 on the input to scale or shift the input signal level. The op amp is typically configured as a unity-gain buffer.

Step 1. Choose a value for the resistor installed in place of C4

Step 2. Compute R3

\[
R_3 = \frac{\left(1 + \frac{R_1}{R_2}\right) C_4 V_{\text{ref}}}{V_{\text{offset}}}
\]
Step 3. Compute R2

\[
R_2 = \frac{-V_{\text{offset}} \times C_4 \times R_3}{V_{\text{offset}} \times R_3 + V_{\text{offset}} \times C_4 - V_{\text{ref}} \times C_4}
\]  

(8)

For more information on the AC coupled non-inverting circuit, see e2e.ti.com.

The PCB layout of the top layer of the single-supply, non-inverting circuit configuration is displayed in Figure 16.

![Figure 16. Single-Supply, Non-Inverting Amplifier Top Layer](image)

The PCB layout of the bottom layer of the single-supply, non-inverting circuit configuration is displayed in Figure 17.

![Figure 17. Single-Supply, Non-Inverting Amplifier Bottom Layer](image)

### 3.5 Single-Supply, Inverting Amplifier

Figure 18 shows the schematic for the single-supply, inverting amplifier circuit configuration.

![Figure 18. Single-Supply, Inverting Amplifier Schematic](image)
The inverting op-amp configuration takes an input signal that is applied directly to the inverting input terminal and outputs a signal that is the opposite polarity as the input signal. The benefit of this topology is that it avoids common mode limitations. The load resistance for this topology is equal to R2. The values of the resistors in the feedback network will determine the amount of gain to amplify the input signal.

The single-supply, inverting amplifier circuit provides the option to AC couple the input, filter the output, and bias the output of the amplifier to a desired value.

**Equation 9** displays the dc transfer function of the single-supply, inverting amplifier circuit configuration.

\[
V_{\text{out}} = \left(-\frac{R_1}{R_2}\right) V_{\text{in}} + \left(1 + \frac{R_1}{R_2}\right) \left(\frac{R_4}{R_3 + R_4}\right) V_{\text{ref}}
\]

where
- C3 is shorted with a 0-Ω resistor

Capacitor C3 provides the option to AC couple the input of the single-supply, inverting amplifier by creating a high-pass filter. **Equation 10** displays the dc transfer function of the single-supply, inverting amplifier circuit configuration.

\[
V_{\text{out}} = \left(\frac{R_4}{R_3 + R_4}\right) V_{\text{ref}}
\]

where
- The input is AC coupled with C3

The cutoff frequency of the high-pass filter can be calculated using **Equation 11**.

\[
f_{c_{\text{highpass}}} = \frac{1}{2\pi \times C_3 \times R_2}
\]

**Equation 12** displays the transfer function when the frequency of the input signal is above the cutoff frequency calculated in **Equation 11**.

\[
V_{\text{out}} = \left(-\frac{R_1}{R_2}\right) V_{\text{in}} + \left(\frac{R_4}{R_3 + R_4}\right) V_{\text{ref}}
\]

Capacitor C2 filters noise that may be introduced from the Vref input. **Equation 13** calculates the cutoff frequency due to C2.

\[
f_{c_{\text{Vref}}} = \frac{1}{2\pi \times R_3 / / R_4 \times C_2}
\]

Capacitor C4 provides the option to filter the output. The cutoff frequency of the filter can be calculated using **Equation 14**.

\[
f_{c_{\text{Vout}}} = \frac{1}{2\pi \times R_1 \times C_4}
\]

The PCB layout of the top layer of the single-supply, inverting amplifier circuit configuration is displayed in Figure 19.
The PCB layout of the bottom layer of the single-supply, inverting amplifier circuit configuration is displayed in Figure 20.

Figure 20. Single-Supply, Inverting Amplifier Bottom Layer

### 3.6 Difference Amplifier

Figure 21 shows the schematic for the difference amplifier circuit configuration.

![Figure 21. Difference Amplifier Schematic](image)

The difference amplifier utilizes both inverting and non-inverting inputs and produces an output that is equal to the difference between the inputs. The gain of the difference amplifier is dependent on the ratio of the resistor values selected.

Equation 15 displays the transfer function of the difference amplifier circuit configuration.

\[
V_{\text{out}} = \left( \frac{R_4}{R_3 + R_4} \right) \left( 1 + \frac{R_1}{R_2} \right) V_{\text{IN}^+} + \left( \frac{R_3}{R_3 + R_4} \right) \left( 1 + \frac{R_1}{R_2} \right) V_{\text{ref}} + \frac{R_1}{R_2} V_{\text{IN}^-}
\]  

(15)

If \( R_1 = R_4 \) and \( R_2 = R_3 \), Equation 15 can be simplified to Equation 16.

\[
V_{\text{out}} = \frac{R_1}{R_2} (V_{\text{IN}^+} - V_{\text{IN}^-}) + V_{\text{ref}}
\]  

(16)
Capacitors C1 and C4 provide the option to filter the output of the amplifier. The cutoff frequency of the filter can be calculated using Equation 17.

\[ f_c = \frac{1}{2\pi R_1 C_1} \]

where

- \( R_1 = R_a, R_2 = R_b, \) and \( C_1 = C_4 \)  

(17)

The PCB layout of the top layer of the difference amplifier circuit configuration is displayed in Figure 22.

![Figure 22. Difference Amplifier Top Layer](image)

The PCB layout of the bottom layer of the difference amplifier circuit configuration is displayed in Figure 23.

![Figure 23. Difference Amplifier Bottom Layer](image)
3.7 Dual-Supply, Multiple Feedback Filter

Figure 24 shows the schematic for the dual-supply, multiple feedback filter circuit configuration.

![Schematic Diagram](image)

Figure 24. Dual-Supply, Multiple Feedback Filter Schematic

The MFB topology (sometimes called infinite gain or Rauch) is often preferred due to low sensitivity to component variations. The MFB topology creates an inverting second-order stage. This inversion may, or may not, be a concern in the filter application.

The dual-supply, MFB filter circuit can be configured as a low-pass filter, high-pass filter, or band-pass filter based on the component selection of Z1 through Z5. Table 5 displays the type of passive component that should be chosen for Z1 through Z5 for each filter configuration.

<table>
<thead>
<tr>
<th>Pass-Band Filter Type</th>
<th>Type of Component (Z1)</th>
<th>Type of Component (Z2)</th>
<th>Type of Component (Z3)</th>
<th>Type of Component (Z4)</th>
<th>Type of Component (Z5)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low Pass</td>
<td>R1</td>
<td>C2</td>
<td>R3</td>
<td>R4</td>
<td>C5</td>
</tr>
<tr>
<td>High Pass</td>
<td>C1</td>
<td>R2</td>
<td>C3</td>
<td>C4</td>
<td>R5</td>
</tr>
<tr>
<td>Band Pass</td>
<td>R1</td>
<td>R2</td>
<td>C3</td>
<td>C4</td>
<td>R5</td>
</tr>
</tbody>
</table>

For additional guidance in designing a filter, download the FilterPro active filter design software.

The PCB layout of the top layer of the dual-supply, multiple feedback filter circuit configuration is displayed in Figure 25.

![PCB Layout](image)

Figure 25. Dual-Supply, Multiple Feedback Filter Top Layer
The PCB layout of the bottom layer of the dual-supply, multiple feedback filter circuit configuration is displayed in Figure 26.

![Figure 26. Dual-Supply, Multiple Feedback Bottom Layer](image)

### 3.8 Dual-Supply, Sallen-Key Filter

Figure 27 shows the schematic for the dual-supply, Sallen-Key Filter circuit configuration.

![Figure 27. Dual-Supply, Sallen-Key Filter Schematic](image)

Sallen-Key is one of the most commonly applied active filter topologies. The Sallen-Key is a non-inverting, voltage-controlled, voltage-source (VCVS) able to attain larger Qs with a stable response than other filter topologies. Because Sallen-Key is non-inverting, it might be preferable over the MFB topology.

For this EVM, the Sallen-key filter can be configured for unity-gain by populating R1 with a short and leaving R2 open. Gain can be added by adding the appropriate resistors to R2 and R1 as explained in FilterPro.
The dual-supply, Sallen-Key filter can be configured as a low-pass filter, high-pass filter, or band-pass filter based on the component selection of Z1 through Z5. Table 6 displays the type of passive component that should be chosen for Z1 through Z5 for each filter configuration.

<table>
<thead>
<tr>
<th>Pass-Band Filter Type</th>
<th>Type of Component (Z1)</th>
<th>Type of Component (Z2)</th>
<th>Type of Component (Z3)</th>
<th>Type of Component (Z4)</th>
<th>Type of Component (Z5)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low Pass</td>
<td>R1</td>
<td>R2</td>
<td>C3</td>
<td>C4</td>
<td>Not populated</td>
</tr>
<tr>
<td>High Pass</td>
<td>C1</td>
<td>C2</td>
<td>R3</td>
<td>R4</td>
<td>Not populated</td>
</tr>
<tr>
<td>Band Pass</td>
<td>R1</td>
<td>C2</td>
<td>R3</td>
<td>R4</td>
<td>C5</td>
</tr>
</tbody>
</table>

For additional guidance in designing a filter, download the FilterPro active filter design software.

The PCB layout of the top layer of the dual-supply, Sallen-Key filter circuit configuration is displayed in Figure 28.

![Figure 28. Dual-Supply, Sallen-Key Top Layer](image)

The PCB layout of the bottom layer of the dual-supply, Sallen-Key filter circuit configuration is displayed in Figure 29.

![Figure 29. Dual-Supply, Sallen-Key Bottom Layer](image)
### 3.9 Inverting Comparator

Figure 30 shows the schematic for the inverting comparator circuit configuration.

![Inverting Comparator Schematic](image)

**Figure 30. Inverting Comparator Schematic**

It is important to note that this circuit layout is meant for SOT23 package op amps or push-pull output type comparators. This configuration uses a voltage divider $R_1$ and $R_2$ to set up the threshold voltage when no hysteresis is added. The comparator will compare the input signal ($V_{in}$) to the threshold voltage ($V_{th}$).

\[
V_{th} = \left( \frac{R_2}{R_1 + R_2} \right) V_{ref}
\]

where
- $R_3$ is unpopulated

The comparator input signal is applied to the inverting input, so the output will have an inverted polarity. When $V_{in} > V_{th}$, the output will drive to the negative supply (GND or logic low). When $V_{in} < V_{th}$, the output will drive to the positive supply ($V_+$ or logic high).

$R_3$ can be populated to implement hysteresis which uses two different threshold voltages to avoid the multiple transitions. The input signal must exceed the upper threshold ($V_H$) to transition low or below the lower threshold ($V_L$) to transition high. **Equation 19** and **Equation 20** will calculate the value of $R_2$ and $R_3$ for the two desired thresholds.

\[
R_3 = \left( \frac{V_L}{V_H - V_L} \right) R_1
\]

\[
R_2 = \left( \frac{V_L}{V_+ - V_H} \right) R_1
\]

The PCB layout of the top layer of the inverting comparator circuit configuration is displayed in Figure 31.

![Inverting Comparator Top Layer](image)

**Figure 31. Inverting Comparator Top Layer**
The PCB layout of the bottom layer of the inverting comparator circuit configuration is displayed in Figure 32.

![Figure 32. Inverting Comparator Bottom Layer](image)

### 3.10 Non-Inverting Comparator

Figure 33 shows the schematic for the non-inverting comparator circuit configuration.

![Figure 33. Non-Inverting Comparator Schematic](image)

It is important to note that this circuit layout is meant for SOT23 package op amp or push-pull output type comparators. This configuration uses a voltage divider \( R_3 \) and \( R_4 \) to set up the threshold voltage. The comparator will compare the input signal \( \text{Vin} \) to the threshold voltage \( \text{Vth} \).

\[
\text{Vth} = \left( \frac{R_4}{R_3 + R_4} \right) \text{Vref}
\]  
(21)

The comparator input signal is applied to the non-inverting input, so the output will have a non-inverted polarity. When \( \text{Vin} > \text{Vth} \), the output will drive to the positive supply (\( \text{V+} \) or logic high). When \( \text{Vin} < \text{Vth} \), the output will drive to the negative supply (GND or logic low).

\( R_2 \) can be populated to implement hysteresis which uses two different threshold voltages to avoid the multiple transitions. The input signal must exceed the upper threshold (\( \text{VH} \)) to transition high or below the lower threshold (\( \text{VL} \)) to transition low. Equation 22 and Equation 23 will calculate the value of \( R_1 \) and \( R_2 \) for the two desired thresholds.

\[
R_1 = \frac{(\text{Vt} - \text{Vth})}{\text{Vth}} R_2
\]  
(22)

\[
R_2 = \frac{(\text{Vth} + \text{V+})}{(\text{Vt} - \text{Vth})} R_1
\]  
(23)
The PCB layout of the top layer of the non-inverting comparator circuit configuration is displayed in Figure 34.

![Figure 34. Non-inverting Comparator Top Layer](image)

The PCB layout of the top layer of the non-inverting comparator circuit configuration is displayed in Figure 35.

![Figure 35. Non-Inverting Comparator Bottom Layer](image)

### 3.11 R_{iso} With Dual Feedback

Figure 36 shows the schematic for the R_{iso} with dual-feedback circuit configuration.

![Figure 36. R_{iso} with Dual-Feedback Schematic](image)

The dc gain of the R_{iso} with dual-feedback circuit configuration can be calculated using Equation 24.

\[
V_{out} = \left(1 + \frac{R_1}{R_2}\right) \left(\frac{R_4}{R_4 + R_5}\right) V_{in}
\]

(24)
In situations where stability is affected by capacitive loads, the $R_{iso}$ dual-feedback configuration has the ability to stabilize the circuit by compensating the contribution of the capacitive load to circuit instability. This capacitive load compensation technique uses an isolation resistor that compensates the circuit by adding a zero to cancel the pole from the output impedance and capacitive load. Refer to the *TI Precision Labs - Op Amps: Stability 5* video for detailed information on this technique.

The design steps for the $R_{iso}$ method follow:

1. Use TINA-TI™ to find the zero frequency, $f_{ZERO}$, where $A_{OL\_Loaded} = 20$ dB (example shown in Figure 37).

![Figure 37. Example of $f_{ZERO}$, Where $A_{OL\_Loaded} = 20$ dB](image)

2. Calculate $R_{iso}$ to set the zero at $f_{ZERO}$ – this will yield between 60° and 90° of phase margin

$$R_{ISO} = \frac{1}{2\pi f_{ZERO} C_{Load}}$$

where

- $R_{iso} = R3$
- $C_{Load} = C4$

While the $R_{iso}$ circuit is both simple to implement and design, it has a big disadvantage in precision circuits. The voltage drop from $R_{iso}$ is dependent on the output current or output load, and may be significant compared to the desired signal.

The second capacitive load compensation technique uses the $R_{iso}$ with dual-feedback stability compensation method. The $R_{iso}$ dual-feedback circuit solves the voltage drop disadvantage of the previously stated $R_{iso}$. Refer to the *TI Precision Labs - Op Amps: Stability 6* video for detailed information on this technique.

Design steps for the $R_{iso}$ method follow:

1. $R_{iso}$ using Method 1: $R_{iso}$ techniques
2. Set $R1$: $R1 \geq (R_{iso} \times 100)$

$$\frac{6R_{ISO} C_{Load}}{R_1} \leq C_1 \leq \frac{10R_{ISO} C_{Load}}{R_1}$$

3. Set $C1$: $R_1$

Using this range ensures that the two feedback paths, $R_2$ and $C_3$, will never create a resonance that would cause instability. Smaller values of $C3$ will result in faster settling time at the expense of overshoot for certain load ranges. While the $R_{iso}$ dual-feedback circuit solves the dc accuracy issue with the $R_{iso}$ circuit, it has some disadvantages as well. The disadvantage of this method is that the circuit is not as tolerant to changes in the output capacitance and can quickly become unstable. Therefore, the $R_{iso}$ dual-feedback circuit is best for situations where the output capacitance is known and will not vary significantly. This method generally results in a slower settling time than the $R_{iso}$ circuit as well.
The PCB layout of the top layer of the $R_{iso}$ dual-feedback amplifier circuit configuration is displayed in Figure 38.

![Figure 38. $R_{iso}$ Dual-Feedback Top Layer](image)

The PCB layout of the bottom layer of the $R_{iso}$ dual-feedback amplifier circuit configuration is displayed in Figure 39.

![Figure 39. $R_{iso}$ Dual-Feedback Bottom Layer](image)

### 3.12 Dual-Supply, Non-Inverting Amplifier

Figure 40 shows the schematic for the dual-supply, non-inverting amplifier circuit configuration.

![Figure 40. Dual-Supply, Non-Inverting Amplifier Schematic](image)
The non-inverting op-amp configuration takes an input signal that is applied directly to the high impedance non-inverting input terminal and outputs a signal that is the same polarity as the input signal. The load resistance for this topology is the sum of R1 and R2. The values of the resistors in the feedback network will determine the amount of gain to amplify the input signal.

Equation 26 displays the transfer function of the dual-supply, non-inverting amplifier circuit configuration shown in Figure 40.

\[ V_{out} = \left(1 + \frac{R_1}{R_2}\right) V_{in} \]  

(26)

Capacitor C3 provides the option to filter the output. The cutoff frequency of the filter can be calculated using Equation 27.

\[ f_c = \frac{1}{2\pi \times R_1 \times C_3} \]  

(27)

The PCB layout of the top layer of the dual-supply, non-inverting amplifier circuit configuration is displayed in Figure 41.

Figure 41. Dual-Supply, Non-Inverting Amplifier Top Layer

The PCB layout of the bottom layer of the dual-supply, non-inverting amplifier circuit configuration is displayed in Figure 42.

Figure 42. Dual-Supply, Non-Inverting Amplifier Bottom Layer
3.13 Dual-Supply, Inverting Amplifier

Figure 43 shows the schematic for the dual-supply, inverting amplifier circuit configuration.

![Dual-Supply, Inverting Amplifier Schematic](image)

The inverting op-amp configuration takes an input signal that is applied directly to the inverting input terminal and outputs a signal that is the opposite polarity as the input signal. The benefit of this topology is that it avoids common mode limitations. The load resistance for this topology is equal to R2. The values of the resistors in the feedback network will determine the amount of gain to amplify the input signal.

Equation 28 displays the transfer function for the dual-supply, inverting amplifier circuit configuration shown in Figure 43.

\[
V_{\text{out}} = \frac{R_1}{R_2} V_{\text{in}}
\]  

(28)

Capacitor C3 provides the option to filter the output. The cutoff frequency of the filter can be calculated using Equation 29.

\[
f_c = \frac{1}{2\pi \times R_1 \times C_3}
\]  

(29)
The PCB layout of the top layer of the dual-supply, inverting amplifier circuit configuration is displayed in Figure 44.

![Figure 44. Dual-Supply, Inverting Amplifier Top Layer](image)

The PCB layout of the bottom layer of the dual-supply, inverting amplifier circuit configuration is displayed in Figure 45.

![Figure 45. Dual-Supply, Inverting Amplifier Bottom Layer](image)
4 Connections

This section provides a description for each connection available on the EVM.

4.1 Inputs and Outputs

The input/output connection slots were designed to fit the following connections: vertical SMA, horizontal SMA, wires, or through-hole test points. Examples of these four connectors are shown in this section.

The SMA recommended for this board is TE Connectivity part number 5-1814400-1.

Figure 46 shows SMA vertical connectors attached to both the input and output terminal.

![Figure 46. SMA Vertical Connectors](image)

Figure 47 shows SMA horizontal connectors attached to the input signal terminal.

![Figure 47. SMA Horizontal Connectors](image)

Figure 48 shows a wire attached to the input and output terminal.

![Figure 48. Wire Connections](image)
Figure 49 shows a through-hole test point connector attached to the output and Vref terminal.

![Through-Hole Test Points](image)

Figure 49. Through-Hole Test Points

The input and output connections can also be accessed from the header strip. The input connections are labeled IN+ and IN- for the non-inverting and inverting inputs, respectively. The output connection is labeled VOUT. An example highlighting the input and output is shown in Figure 50.

![Input and Output Pins in Terminal Area](image)

Figure 50. Input and Output Pins in Terminal Area
4.2 Power

This EVM features both dual- and single-supply, op-amp configurations. Power can only be applied using the header pins located at the top and bottom of the PCB. The positive supply is labeled V+, the negative supply is labeled V–, and ground is labeled GND. As an alternative, wire can be used in place of the included terminals strips to power the board directly. Figure 51 shows an all-wire assembly for a multiple feedback filter configuration.

![Figure 51. Wire Alternative for Terminal Area](image)

4.3 Enable and Disable Feature

The DIYAMP-SOT23-EVM provides a means to test the shutdown feature for op-amp devices equipped with a shutdown pin. The access to the shutdown pin, labeled SD, is located on the terminal area.
5  Bill of Materials and Reference

5.1  Bill of Materials

Table 7 lists the bill of materials.

<table>
<thead>
<tr>
<th>Designator</th>
<th>QTY</th>
<th>Value</th>
<th>Description</th>
<th>Package Reference</th>
<th>Part Number</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCB</td>
<td>1</td>
<td>Printed-Circuit Board</td>
<td></td>
<td>PA031</td>
<td></td>
<td>Any</td>
</tr>
<tr>
<td>TS1, TS2</td>
<td>2</td>
<td>Header, 2.54mm,32x1,Gold,TH</td>
<td></td>
<td>TS-132-G-AA</td>
<td></td>
<td>Samtec</td>
</tr>
</tbody>
</table>

5.2  Reference

1. Comparator with Hysteresis Reference Design (TIDU020)
2. TI Precision Labs Training https://training.ti.com/ti-precision-labs-op-amps
3. Analysis of the Sallen-Key Architecture (SLOA024)
4. AC Coupled, Single-Supply, Inverting and Non-inverting Amplifier Reference Design (TIDU871)
5. FilterPro Design Tool
STANDARD TERMS FOR EVALUATION MODULES

1. **Delivery:** TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or documentation which may be provided together or separately (collectively, an “EVM” or “EVMs”) to the User (“User”) in accordance with the terms set forth herein. User's acceptance of the EVM is expressly subject to the following terms.

1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM (“Software”) shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms that accompany such Software.

1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.

2 **Limited Warranty and Related Remedies/Disclaimers:**

2.1 These terms do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.

2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for a nonconforming EVM if (a) the nonconformity was caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI, (b) the nonconformity resulted from User's design, specifications or instructions for such EVMs or improper system design, or (c) User has not paid on time. Testing and other quality control techniques are used to the extent TI deems necessary. TI does not test all parameters of each EVM. User's claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects in the EVMs within ten (10) business days after delivery, or of any hidden defects with ten (10) business days after the defect has been detected.

2.3 TI's sole liability shall be at its option to repair or replace EVMs that fail to conform to the warranty set forth above, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.

3 **Regulatory Notices:**

3.1 **United States**

3.1.1 **Notice applicable to EVMs not FCC-Approved:**

**FCC NOTICE:** This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 **For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:**

**CAUTION**

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

**FCC Interference Statement for Class A EVM devices**

*NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.*
FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210 or RSS-247

Concerning EVMs Including Radio Transmitters:
This device complies with Industry Canada license-exempt RSSs. Operation is subject to the following two conditions:
(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:
Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:
Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables
Conformément à la réglementation d’Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d’un type et d’un gain maximal (ou inférieur) approuvé par l’émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l’intention des autres utilisateurs, il faut choisir le type d’antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l’intensité nécessaire à l’établissement d’une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d’antenne énumérés dans le manuel d’usage et ayant un gain admissible maximal et l’impédance requise pour chaque type d’antenne. Les types d’antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l’exploitation de l’émetteur.

3.3 Japan

3.3.1 Notice for EVMs delivered in Japan: Please see http://www.tij.co.jp/lds/ti_ja/general/eStore/notice_01.page 日本国内に輸入される評価用キット、ボードについては、次のところをご覧ください。
http://www.tij.co.jp/lds/ti_ja/general/eStore/notice_01.page

3.3.2 Notice for Users of EVMs Considered “Radio Frequency Products” in Japan: EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required to follow the instructions set forth by Radio Law of Japan, which includes, but is not limited to, the instructions below with respect to EVMs (which for the avoidance of doubt are stated strictly for convenience and should be verified by User):

1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry’s Rule for Enforcement of Radio Law of Japan.
2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.
【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けていないものがあります。技術基準適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。

1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用いただく。
2. 実験局の免許を取得後ご使用いただく。
3. 技術基準適合証明を取得後ご使用いただく。

なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。

日本テキサス・インスツルメンツ株式会社
東京都新宿区西新宿6丁目24番1号

3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lstd/ts_ja/general/eStore/notice_02.page

電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http://www.tij.co.jp/lstd/ts_ja/general/eStore/notice_02.page

3.4 European Union

3.4.1 For EVMs subject to EU Directive 2014/30/EU (Electromagnetic Compatibility Directive):

This is a class A product intended for use in environments other than domestic environments that are connected to a low-voltage power-supply network that supplies buildings used for domestic purposes. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

4 EVM Use Restrictions and Warnings:

4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.

4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.

4.3 Safety-Related Warnings and Restrictions:

4.3.1 User shall operate the EVM within TI’s recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems.

User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.

4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User’s handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.

5. Accuracy of Information: To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.
6. **Disclaimers:**

6.1 **EXCEPT AS SET FORTH ABOVE,** EVMS AND ANY MATERIALS PROVIDED WITH THE EVM (INCLUDING, BUT NOT LIMITED TO, REFERENCE DESIGNS AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY EPIDEMIC FAILURE WARRANTY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.

6.2 **EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN,** NOTHING IN THESE TERMS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT, REGARDLESS OF WHEN MADE, CONCEIVED OR ACQUIRED.

7. **USER’S INDEMNITY OBLIGATIONS AND REPRESENTATIONS.** USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.

8. **Limitations on Damages and Liability:**

8.1 **General Limitations.** IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS OR THE USE OF THE EVMS, REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN TWELVE (12) MONTHS AFTER THE EVENT THAT GAVE RISE TO THE CAUSE OF ACTION HAS OCCURRED.

8.2 **Specific Limitations.** IN NO EVENT SHALL TI’S AGGREGATE LIABILITY FROM ANY USE OF AN EVM PROVIDED HEREUNDER, INCLUDING FROM ANY WARRANTY, INDEMNITY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS, EXCEED THE TOTAL AMOUNT PAID TO TI BY USER FOR THE PARTICULAR EVM(S) AT ISSUE DURING THE PRIOR TWELVE (12) MONTHS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT.

9. **Return Policy.** Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.

10. **Governing Law:** These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated