**TI Precision Designs: Verified Design**

**1% Error, 0-5 V Input, 0-500 mA Output, Low-Side Voltage-to-Current (V-I) Converter**

---

**TI Precision Designs**

TI Precision Designs are analog solutions created by TI’s analog experts. Verified Designs offer the theory, component selection, simulation, complete PCB schematic & layout, bill of materials, and measured performance of useful circuits. Circuit modifications that help to meet alternate design goals are also discussed.

**Circuit Description**

This low-side voltage-to-current (V-I) converter delivers a well-regulated current to a floating load. The design uses a small-signal op amp to control an NPN emitter-follower that sources current to the load. The current is accurately regulated by feeding back the voltage drop across a low-side current-sense resistor to the op amp.

---

![Circuit Diagram](image)

---

**Design Resources**

- **Design Archive**
  - TINA-TI™
  - OPA735
- **All Design files**
- **SPICE Simulator**
- **Product Folder**

---

**Ask The Analog Experts**

- WEBENCH® Design Center
- TI Precision Designs Library

---

An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

TINA-TI is a trademark of Texas Instruments
WEBENCH is a registered trademark of Texas Instruments

SLAU501-June 2013-Revised June 2013

Copyright © 2013, Texas Instruments Incorporated
1 Design Summary

The design requirements are as follows:

- Supply Voltage: 12 V dc
- Input: 0-5 V dc
- Output: 0-500 mA dc

The design goals and performance are summarized in Table 1. Figure 1 depicts the measured transfer function of the design.

Table 1. Comparison of Design Goals, Simulated, and Measured Performance

<table>
<thead>
<tr>
<th></th>
<th>Goals</th>
<th>Simulated</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>Offset (%FSR)</td>
<td>0.1</td>
<td>&lt;0.001</td>
<td>&lt;0.001</td>
</tr>
<tr>
<td>Gain Error (%FSR)</td>
<td>1</td>
<td>0.579</td>
<td>0.846</td>
</tr>
<tr>
<td>Load Compliance (V)</td>
<td>10</td>
<td>10.27</td>
<td>11.07</td>
</tr>
</tbody>
</table>

Figure 1: Measured Transfer Function
2 Theory of Operation

A more complete schematic for this design is shown in Figure 2. The V-I transfer function of the circuit is based on the relationship between the input voltage, $V_{IN}$, the input resistor divider network, and the current sensing resistor, $R_S$.

\[ \text{Gain} = \frac{I_{OUT}}{V_{IN}} = \frac{R_2}{R_S(R_1 + R_2)} \]

2.1 $R_S$

The sense resistor, $R_S$, is placed in series with the load and will develop a voltage drop proportional to the current through the load. This sense voltage is fed back into the inverting input of the op amp. Through negative feedback, the op amp will control the current that flows through the BJT such that it sets the voltage at the inverting node ($IN-$) equal to the voltage applied to the non-inverting node ($IN+$), achieving the V-I transfer function.

The voltage drop across $R_S$ subtracts from the load compliance voltage and was limited to 100 mV at full-scale to maximize the load compliance voltage. Limiting the voltage drop to 100mV also limits the power dissipated in the sense resistor to 50 mW at full-scale output reducing self-heating effects.

\[ R_S = \frac{100 \text{mV}}{500 \text{mA}} = 200 \text{mΩ} \]
2.2 \( R_1 \) and \( R_2 \)

By limiting the maximum voltage at the inverting terminal to 100 mV at full-scale, the voltage at the non-inverting terminal is also limited to 100 mV. In order to use this circuit with a standard voltage input range of 0-5 V dc, a resistor divider is implemented between the input voltage and the non-inverting input. Resistor values were calculated to ensure that only 100 µA of current would be drawn from the input source at full-scale. Using standard resistor values may require the use of multiple resistors in series (i.e. \( R_{1A} \) and \( R_{1B} \)) to realize the calculated ratio below.

\[
R_2 \text{ is sized based on the desired input current and input voltage at } IN+: \quad \text{IN}+ = 100 \text{ mV} = 100 \mu \text{A} \times R_2 \\
R_2 = 1 \text{ k} \Omega
\]

(3)

(4)

\( R_1 \) is calculated such that the resistor divider produces 100 mV with a full-scale input of 5 V:

\[
\text{IN}+ = V_{IN} \left( \frac{R_2}{R_1 + R_2} \right)
\]

\[
100 \text{ mV} = 5 \text{ V} \left( \frac{1 \text{ k} \Omega}{R_1 + 1 \text{ k} \Omega} \right)
\]

(5)

(6)

\[
R_1 = 49 \text{ k} \Omega
\]

(7)

By setting the voltage across the sense resistor, \( V_{RS} \), equal to the voltage applied to \( \text{IN}+ \), one can derive the transfer function for linear operation of the current source as shown in the equations below.

\[
I_{OUT} = \left( \frac{V_{RS}}{R_S} \right)
\]

(8)

Gain = \[
\frac{I_{OUT}}{V_{IN}} = \frac{R_2}{R_S (R_1 + R_2)}
\]

(9)

2.3 \( R_{1B} \)

The voltage drop across the base resistor, \( R_B \) will subtract from the maximum compliance voltage of this design. Therefore, \( R_B \) is sized such that it only subtracts 100 mV of headroom across the output stage at full-scale. For a transistor with a \( \beta \) of 100, the TIP33 is expected to pull approximately 5 mA of base current when \( I_{OUT} \) nears the full-scale current of 500 mA.

\[
R_B = \frac{100 \text{ mV}}{5 \text{ mA}} = 20 \Omega
\]

(10)

2.4 \( R_F \) and \( C_F \)

The feedback components \( R_F \) and \( C_F \) provide compensation to this circuit to ensure stability during input or load transients. The compensation works by removing the BJT gain from the control loop at higher frequencies by providing feedback to the inverting input directly from the amplifier output through \( C_F \) instead of at the BJT emitter through \( R_F \). The frequency that this occurs is roughly based on the RC time constant formed from \( R_F \) and \( C_F \). The values in this circuit were chosen such that frequency is within the usable bandwidth of the amplifier, but above 100 kHz so the response wasn’t too over-damped. The value of \( R_F \) should be sized much larger than the load resistance but not so large that the op amp input bias current flowing through it creates a large offset voltage.
The transient response of this circuit is examined in Section 6.4. Based on the small-signal response of the amplifier and load outputs, it is clear that the selected values for $R_F$ and $C_F$ provide adequate stability for a purely resistive load.

$R_F$ and/or $C_F$ can be increased to provide additional compensation in order to accommodate applications with inductive loads. As the RC time constant is increased, it is important to evaluate the step-response of the system as the circuit settling time will increase as well.

$R_B$ also provides compensation to the circuit. The user should refrain from making $R_B$ too large since it will limit the voltage headroom across the output stage. Consequently, this reduces the maximum full-scale load that the circuit can drive before reaching compliance (see Section 6.5 on Compliance Voltage). For a more detailed study on op amp stability please refer to Reference 1.

2.5 Summary

This circuit’s operation is dependent on the appropriate sizing of $R_S$, $R_1$, $R_2$, and $R_B$. The output current that passes through $R_S$ creates the voltage potential that is fed into the inverting input of the OPA735. The sense voltage is limited to 100 mV at full-scale in order to minimize power dissipation across $R_S$. This is accomplished by limiting the voltage at the non-inverting terminal to 100mV using a proper resistor divider to divide down the dc input voltage without drawing more than 100 µA from the source. $R_B$ is kept small so as to reduce the voltage headroom lost across the output stage.

3 Component Selection

3.1 Operational Amplifier

For a successful design, one must pay careful attention to the DC characteristics of the op amp chosen for the application. To meet the performance goals, this application will benefit from an op amp with low offset voltage, low temperature drift, and rail-to-rail output.

The OPA735 CMOS operational amplifier is a high-precision device with 5 µV of offset and 0.05uV/C of drift and is optimized for single-supply operation with output swing to within 50mV of the positive rail.

Using auto-zeroing techniques, the OPA735 provides low initial offset voltage and near-zero drift over temperature. Low offset voltage and low drift will reduce the offset error in the system, making these devices appropriate for precise DC control. The rail-to-rail output stage of the OPA735 will allow for the full headroom across the load.

Other amplifier options for this application are the chopper-stabilized OPA188 or OPA333 as further discussed in Section 7.

3.2 NPN Transistor

The TIP33 NPN transistor chosen for this design is rated for a continuous collector current of 10A and a maximum collector-emitter voltage of 40V. Choosing a transistor that exceeds the requirements of the circuit will dissipate heat more effectively and allow for operation without an external heat-sink. The TIP33 has a rated base-emitter voltage of 1.6 V at 3 A and a small-signal gain ($\beta$) of 100.

3.3 Passive Component Selection

The critical passive components for this design are the resistors that are part of the transfer function: $R_{1A}$ and $R_{1B}$, $R_2$, and $R_S$. 


To meet the design requirements of 1% FSR gain error, the tolerance of these resistors must be selected appropriately. $R_{1A}$, $R_{1B}$, and $R_2$ were chosen with 0.1% tolerance as these parts were easier to obtain while keeping the design cost-effective. $R_3$ was chosen to be 1% as the price for low-tolerance 200 mΩ resistors was significantly higher. Although the design performance will benefit from using the most precise components available, cost is a tradeoff that each designer must evaluate individually.

Other passive components in this design may be selected for 1% or greater because they will not directly affect the transfer function of this design.

4 Simulation

The TINA-TI™ schematic shown in Figure 3 includes the circuit values obtained in the design process.

![Figure 3: TINA-TI™ Simulation Schematic](image-url)
4.1 DC Transfer Function

The dc transfer function results of the simulation are shown in Figure 4. The simulation results showed an offset current of -14.78 pA and a full-scale current of 499.94 mA. These results do not include the tolerance of the passive components and help analyze amplifier and active device accuracy.

**Figure 4: Simulated Full-Scale Transfer Function**

A 20-sweep Monte-Carlo simulation was run with the actual component tolerances to produce more realistic results. The results are shown in Table 2 and Figure 5.

**Table 2: Average Monte-Carlo DC Transfer Results**

<table>
<thead>
<tr>
<th></th>
<th>Min</th>
<th>Max</th>
<th>Average</th>
<th>Std. Dev. (σ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>I_{OUT} Offset (pA)</td>
<td>-14.778</td>
<td>-14.762</td>
<td>-14.778</td>
<td>0.006</td>
</tr>
<tr>
<td>Full-Scale I_{OUT} (mA)</td>
<td>498.205</td>
<td>501.641</td>
<td>499.904</td>
<td>0.9654</td>
</tr>
<tr>
<td>Full-Scale I_{OUT}</td>
<td>Error</td>
<td>(mA)</td>
<td>0.0573</td>
<td>1.795</td>
</tr>
</tbody>
</table>
Figure 5: Simulated Monte-Carlo Full-Scale Transfer Function

The full-scale gain error was calculated using three standard deviations of the full-scale load current, which should encompass roughly 99.7% of the designs (3-σ).

\[
\text{Gain Error(\%)} = \frac{3 \times \sigma}{\Delta I_{\text{OUT}} (\text{Ideal})} \times 100 = \left( \frac{2.896}{500} \right) \times 100 = 0.579\% \quad (11)
\]
4.2 Step Response

The small-signal stability of the system was verified by applying a step response to the input of the op amp that caused the output to change by roughly 100 mV. The results are shown in Figure 6.

Figure 6: Small-Signal Step Response Simulation
4.3 **Compliance Voltage**

To test the maximum load compliance voltage and load resistance, the output was set to full-scale (500 mA) and the load resistor, $R_{LOAD}$, was swept from 0 Ω - 25 Ω. It was found that the output compliance voltage was 10.27 V and the maximum output resistance was 20.55 Ω.

Simulation also verifies that the $V_{OA}$ of the amplifier is the limiting factor in compliance voltage as further discussed in Section 6.5.

![Figure 7: Maximum Load Impedance and Compliance Voltage Simulation](image)

4.4 **Simulated Result Summary**

The simulation results are compared against the design goals in Table 3.

<table>
<thead>
<tr>
<th></th>
<th>Goals</th>
<th>Simulated</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{OUT}$ Offset (%FSR)</td>
<td>0.1</td>
<td>&lt;0.0001</td>
</tr>
<tr>
<td>$I_{OUT}$ Gain Error (%FSR)</td>
<td>1</td>
<td>0.386</td>
</tr>
<tr>
<td>Load Compliance (V)</td>
<td>10</td>
<td>10.27</td>
</tr>
</tbody>
</table>
5 PCB Design

The PCB schematic and bill of materials can be found in Appendix A.1 and 0.

5.1 PCB Layout

For optimal performance in this design, much importance is placed on the high-current path from V1+ to the GND through the transistor, load, and sense resistor.

Since the full-scale output current in this design is 500 mA and the full-scale sense voltage is only 100 mV, even small amounts of PCB resistance in series with the sense resistor will create error voltages that cause gain errors in the circuit transfer function. To avoid this situation, a 4-wire Kelvin connection is used to separate the high-current path through R_s from the path used to sense the voltage drop across it.

The high-current path through the BJT and the load is made with wide traces in order to reduce PCB trace resistance and facilitate current flow. Keeping the high-current traces wide near the NPN transistor will allow for the heat to dissipate away from the IC, lowering the device temperature. The layout for the design is shown in Figure 8.

![Figure 8: Altium PCB Layout](image-url)

In addition to these rules, please reference and abide by general PCB layout guidelines.
6 Verification and Measured Performance

6.1 Transfer Function

Data was collected by sweeping $V_{IN}$ from 0-5 V dc while measuring the output current, $I_{OUT}$. Figure 9 displays a plot of $I_{OUT}$ versus $V_{IN}$.

![Figure 9: Measured $I_{OUT}$ vs $V_{IN}$](image)

6.2 Offset Error

Due to the input low offset voltage and rail-to-rail output of the OPA735, the offset error in this circuit is negligible. With $V_{IN}$ at the zero-scale input of 0V, an offset error of only 12pA was observed.

6.3 Gain Error

To observe the errors in the transfer function more clearly, Figure 10 shows the full-scale percent error in $I_{OUT}$ plotted as a function of $V_{IN}$. A slight 2nd order effect can be seen as the sense resistor began to heat up near the full-scale currents. This could be minimized by using a lower temperature coefficient (TC) sense resistor.

![Figure 10: Measured $I_{OUT}$ Error(%,FSR) vs. $V_{IN}$](image)
Although the desired output span was from 0-500 mA, the gain errors in the circuit limited the output to a maximum of 495.1 mA. The gain error was calculated over the operating range of the circuit as shown in Equation 12.

\[
\text{Gain Error(\%)} = \frac{\Delta I_{\text{OUT}}(\text{Ideal}) - \Delta I_{\text{OUT}}(\text{Measured})}{\Delta I_{\text{OUT}}(\text{Ideal})} = -0.846\%
\]  

(12)

Resistor tolerances in the input resistor divider, the output sense resistor, and parasitic PCB resistances create gain errors in the circuit. The accuracy of this design is largely limited to the tolerance of the sense resistor, \(R_S\). In this case, the \(R_S\) used in the design has a tolerance of 1%. Parasitic PCB resistances are likely the reason that the measured gain error was higher than the simulated gain error.

### 6.4 Transient Response

The operation of the design was verified over the full-scale input range. A 0-5 V triangle wave input was fed into the system at 100 Hz while measuring the output current with an ac/dc current probe. The results are shown in Figure 11.

---

**Figure 11:** Measured \(I_{\text{OUT}}\) vs. Full-Scale \(V_{\text{IN}}\)
The large-signal settling time of the system was also tested to determine how quickly the output settles from a full-scale input transient. Figure 12 shows a 1 kHz, 0-5 V square wave input, which produced an output current through the load that settled in a little over 200μs.

The small-signal response is indicative of the stability of the current source. An unstable design would present unwanted overshoot, ringing, and long settling times. This would require better compensation in the feedback network by adjusting $R_B$, $R_F$, and $C_F$.

In Figure 13, a 1 kHz, 200 mVpp square wave input was centered around mid-scale. This produced approximately 200 mVpp of change in the op amp’s output and 20 mA of change in output current through the load. As there was minimal overshoot and ringing, this circuit is considered largely overdamped and stable.
6.5 Compliance Voltage

This current source will operate correctly as long as the voltage across the load resistance does not exceed the compliance voltage of the design. The maximum load impedance that this design can successfully drive is determined by analyzing the path from the op amp output to the emitter of the BJT, including the maximum output of the amplifier, the voltage drop across the sense resistor, and the base-emitter voltage, $V_{BE}$, of the transistor at full-scale output.

The datasheet specifies that the output of the op amp, $V_{OA}$, has an output voltage swing within 50 mV of the positive rail at light loads. Therefore, the circuit should be designed under the assumption that $V_{OA}$ cannot exceed 11.95 V. The voltage drop across the $R_B$ resistor was designed to be 100 mV, and the $V_{BE}$ of the BJT is 1.6 V. The maximum voltage that should be expected at the emitter of the BJT at full-scale output current can be calculated as shown in the following equations.

$$V_E(\text{max}) = V_{OA} - (V_B + V_{BE})$$

$$V_E(\text{max}) = 11.95 \text{ V} - (100 \text{ mV} + 1.6 \text{ V}) = 10.25 \text{ V}$$

The emitter voltage $V_E$ must remain less than 10.25 V in order for the op amp to output the appropriate output voltage at full-scale. This means that the maximum allowable load impedance can be calculated as shown in the following equation.

$$V_E = V_{LOAD} + V_{RS} = I_{OUT} \times (R_{LOAD} + R_S)$$

$$10.25 \text{ V} = 500 \text{ mA} \times (R_{LOAD} + 200 \text{ m}\Omega)$$

$$R_{LOAD} = 21.94 \Omega$$
The increase in measured compliance voltage compared to the calculated values was due to better swing-to-rail performance from the OPA735 and a smaller BJT $V_{BE}$ voltage of 0.75V.

Although it was not the case in this design, in some instances the saturation voltage of the BJT may be the limiting factor in the load compliance voltage.

### 6.6 Measured Result Summary

The measured results are compared against the design goals in Table 4.

<table>
<thead>
<tr>
<th></th>
<th>Goals</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{OUT}$ Offset (%FSR)</td>
<td>0.1</td>
<td>&lt;0.0001</td>
</tr>
<tr>
<td>$I_{OUT}$ Gain Error (%FSR)</td>
<td>1</td>
<td>0.846</td>
</tr>
<tr>
<td>Load Compliance (V)</td>
<td>10</td>
<td>11.07</td>
</tr>
</tbody>
</table>

### 7 Modifications

Other amplifier options for this application are the chopper-stabilized OPA188 or OPA333. The OPA188 offers a wider supply voltage range of 36V for applications that may require larger current outputs or compliance voltages. For designs with supply voltages less than +5.5V, the OPA333 offers unmatched offset, drift, and quiescent current performance. Other amplifiers provide lower quiescent current or higher bandwidths. Table 5 provides a few options with key specifications for this design.

If this design is to be used over a wide temperature range, it is also recommended to select low TC devices in addition to low tolerances for the critical components. This design will produce significant amounts of heat when operating near the full-scale output current. Devices with low TC will tend to fluctuate less over changes in temperature and provide more consistent results.

For higher current designs that require high accuracy, consider using a 4-lead Kelvin connected sense resistor for $R_S$ that will help further minimize errors due to PCB parasitic resistance. Care should be taken to ensure that the BJT and other components in the design are not overstressed in modifying the design for higher voltages or larger output currents.

<table>
<thead>
<tr>
<th>Amplifier</th>
<th>Max Supply Voltage (V)</th>
<th>Max Offset Voltage (μV)</th>
<th>Max Offset Drift (μV/°C)</th>
<th>Bandwidth (MHz)</th>
<th>Quiescent Current (μA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA333</td>
<td>5.5</td>
<td>5</td>
<td>0.05</td>
<td>0.35</td>
<td>25</td>
</tr>
<tr>
<td>OPA335</td>
<td>5.5</td>
<td>5</td>
<td>0.05</td>
<td>2</td>
<td>350</td>
</tr>
<tr>
<td>OPA320</td>
<td>5.5</td>
<td>150</td>
<td>5</td>
<td>20</td>
<td>1750</td>
</tr>
<tr>
<td>OPA188</td>
<td>36</td>
<td>25</td>
<td>0.085</td>
<td>2</td>
<td>475</td>
</tr>
<tr>
<td>OPA277</td>
<td>36</td>
<td>20</td>
<td>0.15</td>
<td>1</td>
<td>825</td>
</tr>
</tbody>
</table>

### 8 Potential Application

Using the OPA735 in low-side V-I converter configuration rewards the user with the ability to provide an accurately controlled, linear current source with minimal transfer error. An example application for this topology is precise LED current control as shown in Figure 14.

Depending on the available power supply and the amount of headroom across the output stage, one could easily string multiple LEDs in series between the emitter of the transistor and the sense resistor, $R_S$. Adjusting the current flow through the LEDs directly controls their brightness level. The input and output stages of the circuit can be reconfigured within the limitations of the OPA735 to accommodate other input voltage and output current ranges to fit your specific design requirements.
9 About the Authors

Ryan Andrews graduated from the University of Rhode Island in August 2011, where he earned a B.S. in Biomedical Engineering and a B.A. in Spanish. He joined Texas Instruments in February 2012 through the Applications Rotation Program, working with the Analog Centralized Applications and the Precision Analog – Linear teams. In March 2013, Ryan joined the Precision Analog – Delta-Sigma team in Dallas.

Collin Wells is an applications engineer in the Precision Linear group at Texas Instruments where he supports industrial products and applications. Collin received his BSEE from the University of Texas, Dallas.

10 Acknowledgements & References


Appendix A.

A.1 Electrical Schematic

The Altium electrical schematic for this design can be seen in Figure 15.

Figure 15: Altium Schematic
### A.2 Bill of Materials

The bill of materials for this circuit can be seen in Figure 16.

<table>
<thead>
<tr>
<th>Line #</th>
<th>Quantity</th>
<th>Value</th>
<th>Designator</th>
<th>Description</th>
<th>Manufacturer</th>
<th>PartNumber</th>
<th>Supplier Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>10uF</td>
<td>C1</td>
<td>CAP, TANT, 10uF, 25V, +/-10%, 0.3 ohm, 6032-28 SMD</td>
<td>AVX</td>
<td>TPS106K025R300</td>
<td>478-3360-1-ND</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0.1uF</td>
<td>C2</td>
<td>CAP, CERM, 0.1uF, 25V, +/-10%, X7R, 0805</td>
<td>Multara</td>
<td>GRM21BR71E104K01L</td>
<td>490-1673-1-ND</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>100pF</td>
<td>C3, C5</td>
<td>CAP, CERM, 100pF, 50V, +/-5%, C0G/NP0, 0805</td>
<td>Kemet</td>
<td>C0805C101J5GACTU</td>
<td>399-1122-1-ND</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>0.1uF</td>
<td>C4</td>
<td>CAP, CERM, 0.1uF, +/-5%, X7R, 0805</td>
<td>AVX</td>
<td>3805C104JAT2A</td>
<td>478-3352-1-ND</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td></td>
<td>J1</td>
<td>Standard Banana Jack, Uninsulated, 5.5mm</td>
<td>Keystone</td>
<td>575-4</td>
<td>575-4K-ND</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td></td>
<td>J2</td>
<td>Standard Banana Jack, Uninsulated, 5.5mm</td>
<td>Keystone</td>
<td>575-4</td>
<td>575-4K-ND</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td></td>
<td>J3</td>
<td>Connector, Th, SMA</td>
<td>Emerson Network Power</td>
<td>143-0701-201</td>
<td>3500-ND</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td></td>
<td>J4</td>
<td>C0n-Term Block, 2POS, 3.81mm PCB</td>
<td>Phoenix Contact</td>
<td>1727010</td>
<td>277-1947-ND</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td></td>
<td>Q1</td>
<td>TRANS NPN 10A 100V H PWR TO218</td>
<td>ON Semiconductor</td>
<td>TIP33CGS-ND</td>
<td>TIP33CG</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>20R</td>
<td>R1</td>
<td>RES, 20.0 ohm, 0.5%, 0.1W, 0805</td>
<td>Susumu Co Ltd</td>
<td>R12212Q-200-D</td>
<td>R122Q200CT-ND</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>47.0k</td>
<td>R2</td>
<td>RES, 47.0k ohm, 0.1%, 0.125W, 0805</td>
<td>Susumu Co Ltd</td>
<td>RG012P-473-B-TS</td>
<td>RG012PD473BCT-ND</td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>2.0k</td>
<td>R3</td>
<td>RES, 2.0k ohm, 0.1%, 0.125W, 0805</td>
<td>Susumu Co Ltd</td>
<td>RG012P-202-B-TS</td>
<td>RG012PD202BCT-ND</td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>1.0k</td>
<td>R4</td>
<td>RES, 1.0k ohm, 0.1%, 0.125W, 0805</td>
<td>Susumu Co Ltd</td>
<td>RG012P-102-B-TS</td>
<td>RG012PD102BCT-ND</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>10.0k</td>
<td>R5</td>
<td>RES, 10.0k ohm, 0.1%, 0.125W, 0805</td>
<td>Vishay-Dale</td>
<td>CRCW080510K0FKEA</td>
<td>541-10-0K0CT-ND</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>0.2</td>
<td>R6</td>
<td>RES 0.2 OHM 1/4W 1% 0805 SMD</td>
<td>Stackpole</td>
<td>CSR0805FR5200</td>
<td>CSR0805FR2000CT-ND</td>
</tr>
<tr>
<td>16</td>
<td>2</td>
<td></td>
<td>TP1, TP4</td>
<td>Test Point, Th, Miniature, Red</td>
<td>Keystone</td>
<td>5001</td>
<td>5000K-ND</td>
</tr>
<tr>
<td>17</td>
<td>6</td>
<td></td>
<td>TP2, TP3, TP4, TP5, TP6, TP7</td>
<td>Test Point, Th, Miniature, Black</td>
<td>Keystone</td>
<td>5001</td>
<td>5000K-ND</td>
</tr>
<tr>
<td>18</td>
<td>4</td>
<td>White</td>
<td>TP8, TP10, TP11, TP12</td>
<td>Test Point, Th, Miniature, White</td>
<td>Keystone</td>
<td>5002</td>
<td>5002K-ND</td>
</tr>
<tr>
<td>19</td>
<td>1</td>
<td></td>
<td>U1</td>
<td>IC OPAMP CHOP R-R 1.6MHZ 8SOIC</td>
<td>Texas Instruments</td>
<td>OPA755AID</td>
<td>296-17995-ND</td>
</tr>
</tbody>
</table>

**Figure 16: Bill of Materials**
Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products. TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI reference designs are provided "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products, buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use. Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated