

MSP430™ FRAM Devices Bootloader (BSL)

The bootloader (BSL) on MSP430™ microcontrollers (MCUs) lets users communicate with embedded memory in the MSP430 MCU during the prototyping phase, final production, and in service. Both the programmable memory (FRAM memory) and the data memory (RAM) can be modified as required.

Do not confuse the bootloader with programs found in some digital signal processors (DSPs) that automatically load program code (and data) from external memory to the internal memory of the DSP. These programs are often referred to as bootloaders as well.

Contents

| | | |
|---|---|----|
| 1 | Introduction | 2 |
| | 1.1 BSL Limitations | 2 |
| | 1.2 Other Useful Documentation | 2 |
| 2 | Overview of BSL Features..... | 3 |
| 3 | BSL Architecture | 4 |
| | 3.1 Communication Interface | 4 |
| | 3.2 BSL Memory..... | 4 |
| | 3.3 BSL Invocation | 5 |
| | 3.4 BSL Time-out Feature..... | 7 |
| | 3.5 BSL Version Number..... | 7 |
| | 3.6 BSL (User) Configuration | 8 |
| 4 | BSL Protocol | 11 |
| | 4.1 BSL Data Packet | 11 |
| | 4.2 BSL Security | 27 |
| 5 | Common BSL Use Cases..... | 28 |
| | 5.1 Overview and Flow Chart | 28 |
| | 5.2 Establish a Connection | 29 |
| | 5.3 Erase the Device | 29 |
| | 5.4 Download the Application | 29 |
| | 5.5 Verify the Application | 29 |
| | 5.6 Run the Application | 30 |
| 6 | Customize the BSL..... | 30 |
| 7 | Bootloader Versions | 31 |
| | 7.1 FR2xx BSL Versions..... | 31 |
| | 7.2 FR4xx BSL Versions..... | 32 |
| | 7.3 FR57xx BSL Versions | 32 |
| | 7.4 FR58xx and FR59xx BSL Versions..... | 33 |
| | 7.5 FR6xx BSL Versions..... | 34 |

List of Figures

| | | |
|---|---|----|
| 1 | Standard RESET Sequence | 6 |
| 2 | BSL Entry Sequence at Shared JTAG Pins..... | 6 |
| 3 | Example BSL Version | 8 |
| 4 | Flowchart | 28 |

Trademarks

MSP430 is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

1 Introduction

The MSP430 BSL lets users communicate with embedded memory in the MSP430 microcontroller (MCU) during the prototyping phase, final production, and in service. Both the programmable memory (FRAM memory) and the data memory (RAM) can be modified as required. Do not confuse the bootloader with programs found in some digital signal processors (DSPs) that automatically load program code (and data) from external memory to the internal memory of the DSP. These programs are often referred to as bootloaders as well.

To start the bootloader, a specific BSL entry sequence must be applied to dedicated pins. The BSL can also be called by application code that sets the PC pointer to the BSL start address in Z-area. On FR26xx, FR24xx, and FR23xx MCUs, an empty reset vector (for example, as on an unprogrammed device) also invokes the BSL. After the BSL has started, a sequence of commands can be sent to the BSL to execute the desired functions (for example, unlocking the device, programming or reprogramming the memory, or verifying the written data). The bootloader session can be exited by continuing operation at a defined user program address or by the reset condition.

Even if the device is secured by disabling JTAG, it is still possible to use the BSL. To avoid accidental overwriting of the BSL code, the code is stored in a secure ROM memory location. To prevent unwanted memory readout, any BSL command that directly or indirectly allows data reading or writing is password protected. Using this method, access to the device memory through the BSL is protected against misuse by the BSL password. The BSL password is equal to the content of the interrupt vector table on the device. For more information about password-protected commands, see [Section 4.2](#).

1.1 BSL Limitations

Compared to the BSL on MSP flash-based devices, the BSL on MSP FRAM-based devices bootloader is programmed in the read-only memory (ROM). See [MSP430FRBoot – Main Memory Bootloader and Over-the-Air Updates for MSP430 FRAM](#) for information on how to customize a bootloader in FR5xx and FR6xx devices. UART and I²C communication protocols are available. For FR4xx, FR21xx, and FR20xx devices, only UART is available at a rate of 9600 baud.

1.2 Other Useful Documentation

Data sheets

The device-specific data sheets include information on the pins used for BSL communication and the supported protocols. To find the data sheet for each device, visit the [MSP430 ultra-low-power MCUs products page](#).

Family user's guides

[MSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User's Guide](#)

[MSP430FR57xx Family User's Guide](#)

[MSP430FR4xx and MSP430FR2xx Family User's Guide](#)

Tools

[MSP BSL tool folder](#)

Training videos

[MSP BSL overview](#)

[MSP BSL options](#)

[MSP crypto bootloader training series](#)

2 Overview of BSL Features

Table 1 summarizes the BSL features of the MSP430 MCUs, organized by device family.

Table 1. BSL Overview

| | | MSP430 | | | | | | | | | | MSP432 |
|------------------|---|--|----------------------------------|---------------------------|----------------------|--------------|-----------------------------------|--|---|------------------------------|------------------|----------|
| | | G2xx0, G2xx1, G2xx2, I20xx | F1xx, F2xx, F4xx, G2xx3 | F5xx, F6xx ⁽¹⁾ | | FR5xx, FR6xx | | FR231x, FR242x, FR243x, FR25xx, FR263x | FR215x, FR235x, FR247x, FR267x | FR20xx, FR21xx, FR41xx | P4xx | |
| | | | | Non-USB | USB | Factory | Crypto-Boot-loader ⁽²⁾ | | | | | |
| General | BSL memory type | No BSL | ROM | Flash ⁽³⁾ | Flash ⁽³⁾ | ROM | FRAM | ROM | ROM | ROM | 8 KB | |
| | BSL memory size | N/A | 1 KB | 2 KB | 2 KB | 2 KB | 4 KB | 3 KB | 3 KB | 1 KB | ✓ | |
| | Peripheral configured by TLV | | | | | ✓ | ✓ | | ✓ | | ✓ | |
| | User configuration | | | | | | | | ✓ | | ✓ | |
| | UART | | ✓ | ✓ | | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | |
| | I ² C | | | ✓ | | ✓ | ✓ | ✓ | ✓ | | ✓ | |
| | SPI | | | | | | | | | | | |
| | USB | | | | ✓ | | | | | | | |
| Protocol | '1xx, 2xx, 4xx' protocol | | ✓ | | | | | | | | ✓ | |
| | '5xx, 6xx' protocol | | | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | | |
| Invoke mechanism | Entry sequence on I/Os | Sequence on TEST/RST | ✓ | ✓ | | ✓ | ✓ | ✓ | ✓ | ✓ | | |
| | | PUR pin tied to V _{USB} | | | ✓ | | | | | | ✓ | |
| | | Sequence on defined I/O | | | | | ✓ | | | | ✓ | |
| | Empty reset vector invokes BSL | | | | ✓ | | ✓ | ✓ | ✓ | | ✓ | |
| | Calling BSL from software application | | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | | |
| | Invalid or incomplete application | | | | | | ✓ | | | | ✓ | |
| Tools Support | Hardware | MSP-BSL 'Rocket' | ✓ | ✓ | | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ ⁽⁴⁾ | |
| | | MSP-FET | | ✓ | | ✓ | ✓ | ✓ | ✓ | ✓ | | |
| | | USB cable | | | ✓ | | | | | | | |
| | | USB-to-Serial Converter ⁽⁵⁾ | | ✓ | | | | | | | ✓ | |
| | Software ⁽²⁾ | BSL Scriptor | | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | |
| | | BSLDEMO | | ✓ | | | | | | | | |
| | | MSPBSL library | | ✓ | UART only | ✓ | UART only | | | | ✓ | 256 byte |
| Security | Password protection | | 32 byte | 32 byte ⁽⁶⁾ | 32 byte | 32 byte | | 32 byte | 32 byte | 32 byte | ✓ | |
| | Mass erase on incorrect password ⁽⁷⁾ | | ✓ | ✓ | ✓ | ✓ | | ✓ | ✓ | ✓ | ✓ | |
| | Completely disable the BSL using signature or erasing the BSL | | | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ ⁽⁸⁾ | |
| | BSL payload encryption | | | | | | ✓ | | | | ✓ | |
| | Update of IP protected regions through boot code | | | | | | | | | | | |
| | Authenticated encryption | | | | | | ✓ | | | | | |
| | Additional security | | | | | | ✓ ⁽⁹⁾ | | | | | |

⁽¹⁾ Refer to the device-specific data sheet for the available TI BSL protocol on these devices. TI provides a specific BSL protocol for each flash device.

⁽²⁾ All BSL software collateral (application, examples, source code, and firmware images) is available in the [BSL tool folder](#). The [MSP430 USB developers package](#) includes additional USB BSL sample applications.

⁽³⁾ BSL in flash memory allows to replace the BSL with a custom version.

⁽⁴⁾ MSP-FET supports UART and I²C BSL communication only.

⁽⁵⁾ The USB-to-Serial Converter is compatible with BSLDEMO. The invocation signal is generated on the DTR pin for the RESET pin, and on the RTS pin for the TEST pin.

⁽⁶⁾ F543x (non A) has a 16-byte password.

⁽⁷⁾ Some devices can disable mass erase on incorrect password. See the device family user's guide.

⁽⁸⁾ The decryption of the payload is performed by the device bootcode.

⁽⁹⁾ Firmware validation through CRC.

3 BSL Architecture

3.1 Communication Interface

As [Table 1](#) shows, the communication protocols available for the BSL in FRAM devices are UART and I²C. Information regarding the available communication protocol and the hardware pins used for the BSL is available in the *Bootloader (BSL)* section of each device-specific data sheet.

3.1.1 UART BSL

UART protocol used by BSL is defined as:

- Baud rate is configured to start at 9600 baud. The FR4xx, FR21xx, and FR20xx devices work at 9600 baud only, while other devices can change the baud rate to a higher speed after initialization.
- UART data configuration: Start bit, 8 data bits (LSB first), an even parity, and 1 stop bit
- Works in half-duplex mode (one sender at a time)
- Handshake is performed by an acknowledge character
- The minimum time delay before sending new character after characters have been received from the MSP430 BSL is 1.2 ms.

NOTE: Applying a baud rate other than 9600 baud at initialization can result in communication problems.

3.1.2 I²C BSL

I²C protocol used by BSL is defined as:

- The MSP430 BSL is the slave, and the master must request data from the BSL slave.
- 7-bit addressing mode is used, and the slave address is 0x48.
- Handshake is performed by an acknowledge character in addition to the hardware ACK.
- The minimum time delay before sending new character after characters have been received from MSP430 BSL is 1.2 ms.
- Repeated starts are not required by the BSL but can be used.

3.2 BSL Memory

3.2.1 BSL Memory Layout

BSL application is factory programmed in the read-only memory area of the MSP430 devices and cannot be customized. The size of the BSL application differs among the device families:

- FR4xx, FR21xx, and FR20xx BSL size is 1KB at address 0x1000 to 0x13FF.
- FR26xx, FR25xx, FR24xx, and FR23xx BSL size totals 3KB at address 0x1000 to 0x17FF for the first 2KB and 0xFFC00 to 0xFFFFF for the remaining 1KB.
- FR5xx and FR6xx BSL size is 2KB at address 0x1000 to 0x17FF.

3.2.2 BSL Z-Area

When protected, the BSL memory cannot be read or jumped into from a location external to BSL memory. This makes the BSL more secure and prevents erroneous BSL execution. However, if the entire BSL memory space were protected in this way, it would also mean that user application code could not call the BSL in any way, such as an intentional BSL startup or using certain public BSL functions.

The Z-Area is a special section of memory designed to allow for a protected BSL to be publically accessible in a controlled way. The Z-Area is a section of BSL memory between addresses 0x1000 and 0x100F that can be jumped to and read by external application code. It functions as a gateway from which a jump can be performed to any location within the BSL memory. The default TI BSL uses this area for jumps to the start of the BSL and for jumps into BSL public functions.

3.2.3 BSL Memory Consideration

The BSL partially clear RAM contents at the beginning of BSL initialization to prevent reading out any application data or code that can reside there. After initialization, the BSL uses RAM for data buffer and local variables. When invoking the BSL from a main application, any RAM contents can be lost. The range of RAM that is cleared is listed in the tables in [Section 7](#).

3.3 BSL Invocation

The following methods can be used to invoke the BSL application on the MSP430 FRAM devices:

- The BSL can be called by application software (see [Section 3.3.1](#))
- The BSL can be called by the device boot code by applying a hardware entry sequence on the TEST and RST pins on the device (see [Section 3.3.2](#))
- The BSL can be invoked at start up if the device is blank (see [Section 3.3.3](#)). This is applicable only for FR26xx, FR25xx, FR24xx, and FR23xx devices

3.3.1 Software BSL Invocation

The BSL Z-Area is a small section of memory that can be read and invoked from application code. It is located at memory addresses 0x1000 to 0x100F.

3.3.1.1 Starting the BSL From an External Software Application

Memory location 0x1000 contains a jump instruction pointing to the BSL start and can be used to invoke the BSL from a running application by setting the program counter to 0x1000. The stack is always reset, and RAM is cleared. Interrupts are not disabled by the BSL and should be disabled by the application before invoking the BSL.

TI recommends clearing the configuration of any module registers that are used in the BSL application, because the configuration for the external application can interrupt the BSL application and cause unexpected behavior. One example is that in the FR23xx and FR26xx MCUs, the Timer_B module executes the time-out calculation of the BSL. If Timer_B is also used in the external application and is not cleared before jumping to the BSL application, it could cause unexpected behavior.

The location 0x1000 can be called as a C function, as in the following example code:

```
__disable_interrupt(); // disable interrupts
((void (*)(void))0x1000)(); // jump to BSL
```

NOTE: The BSL on FR5xx and FR6xx devices must be executed with a maximum frequency of 8 MHz. If the device operates at frequencies higher than 8 MHz, the MCLK frequency must be set to 8 MHz or lower before calling the BSL.

3.3.1.2 BSL Action

Memory location 0x1002 contains a jump to the "BSL Action" function. To invoke the action function, three parameters are needed. The first parameter is a number describing which function, and the other two parameters are known values that indicate that the function was called intentionally.

R12: The function number

R13: 0xDEAD

R14: 0xBEEF

The BSL on FR5xx and FR6xx devices always executes BSL Action function 2, regardless of the function number argument.

3.3.1.2.1 BSL Action Function 2

Function number: 2

Function Name: Return to BSL

Description: Any supplied function number calls the return to BSL function. This function can be used if the BSL has written a program into FRAM or RAM, started that program by "Set PC", and then the program needs to return to the BSL. This function executes the following code:

```

RETURN_TO_BSL
    POP.W RET_low ; remove first word from return addr
    POP.W RET_high ; remove second word from return addr
    RETA ; should now return to the BSL location
    
```

3.3.2 Hardware BSL Invocation

Applying an appropriate entry sequence on the $\overline{\text{RST}}/\text{NMI}$ and TEST pins forces the MSP430 to start program execution at the BSL RESET vector instead of at the RESET vector located at address FFFEH.

If the application interfaces with a computer UART, these two pins can be driven by the DTR and RTS signals of the serial communication port (RS232) after passing level shifters. See the "Hardware Description" section of the [MSP430™ Flash Devices Bootloader \(BSL\) User's Guide](#) for hardware schematics. The standard user reset vector at 0xFFFFE is used if TEST is kept low while $\overline{\text{RST}}/\text{NMI}$ rises from low to high (standard method, see [Figure 1](#)).





Figure 1. Standard RESET Sequence

The BSL program execution starts when the TEST pin has received a minimum of two rising edges (low-to-high transitions) and if TEST is high while $\overline{\text{RST}}/\text{NMI}$ rises from low to high (BSL entry method, see [Figure 2](#)). This level transition triggering improves BSL startup reliability. The first high level of the TEST pin must be at least $t_{\text{SBW, En}}$ (see the device-specific data sheet for $t_{\text{SBW, En}}$ parameter).



NOTE: The recommended minimum time for pin states is 250 ns.

Figure 2. BSL Entry Sequence at Shared JTAG Pins

The TEST signal is typically used to switch the port pins between their application function and the JTAG function. In devices with BSL functionality, the TEST and $\overline{\text{RST}}/\text{NMI}$ pins are also used to invoke the BSL. To invoke the BSL, the $\overline{\text{RST}}/\text{NMI}$ pin must be configured as $\overline{\text{RST}}$ and must be kept low while pulling the TEST pin high and while applying the next two edges (falling and rising) on the TEST pin. The BSL is started after the TEST pin is held low after the $\overline{\text{RST}}/\text{NMI}$ pin is released (see [Figure 2](#)).

3.3.2.1 Factors That Prevent Hardware BSL Invocation

The BSL is not started by the BSL RESET vector if:

- There are fewer than two rising edges on the TEST pin while $\overline{\text{RST/NMI}}$ is low.
- The TEST pin does not stay high after the TEST pin second rising edge when $\overline{\text{RST/NMI}}$ rises from low to high.
- JTAG has control over the MSP430 MCU resources.
- The supply voltage (V_{CC}) drops below its threshold, and a power-on reset (POR) is executed.
- The $\overline{\text{RST/NMI}}$ pin is configured for NMI functionality (the NMI bit is set).
- A floating condition on the TCK and TMS pins increases the probability of the device entering JTAG mode. TI recommends external termination of the pins to avoid this problem. Add a 47-k Ω pullup resistor and a 1-nF pulldown capacitor on TCK and TMS. Stronger termination might be needed depending on noise in the system.

3.3.3 Blank Device Detection

The boot code on the FR26xx, FR25xx, FR24xx, and FR23xx MCUs supports blank device detection to avoid the BSL entry sequence. This saves time and also eliminates the need for two additional wires (TEST, RST) for the BSL invocation sequence. The BSL entry sequence can be bypassed when the blank detection is enabled. The device jumps directly to the BSL and bypasses the entry sequence only when the reset vector has a value of 0xFFFF.

3.4 BSL Time-out Feature

The BSL on the FR26xx, FR25xx, FR24xx, and FR23xx MCUs implements a low-power time-out feature for the automatic detection of the BSL interface. If no communication has been established within ten seconds, the device enters LPM4 mode. To invoke the BSL again, the device power must be cycled, or a reset or NMI must be received.

3.5 BSL Version Number

The BSL version number can be requested by a host programmer using the TX BSL Version command (see [Section 4.1.5.7](#) for more information).

Byte 1: BSL Vendor information

TI BSL is always 0x00. Non-TI BSLs can use this area in another manner.

Byte 2: Command Interpreter Version

The version number for the section of code that interprets BSL core commands.

Byte 3: API Version

The version number for the section of code that reads and writes to MSP430 memory.

Reserved bits:

0x00 to 0x0F: Indicates that this BSL API interfaces with flash.

0x30 to 0x3F: Indicates that this BSL API interfaces with FRAM.

0x80 to 0x8F: Indicates that this BSL can execute only the following commands:

RX Data Block Fast (and can only write to RAM), RX Password, Set PC

Byte 4: Peripheral Interface Version

The version number for the section of code that manages communication.

Reserved numbers:

0x00 to 0x2F: Indicates a Timer_A-based UART

0x30 to 0x4F: Indicates USB

0x50 to 0x6F: Indicates USCI-based UART

0x70 to 0x8F: Indicates eUSCI-based UART

0x90 to 0x9F: Indicates USCI-based I²C

0xA0 to 0xAF: Indicates eUSCI-based I²C

0xB0 to 0xBF: Indicates combined eUSCI I²C and UART




Figure 3. Example BSL Version

3.6 BSL (User) Configuration

The FR235x and FR215x BSL reads its configuration from the device descriptor (TLV) and additional settings from an user-configured area. The configuration data in the TLV is factory programmed and cannot be changed. [Table 2](#) provides information about the peripheral modules and other data being used by the BSL. [Section 3.6.1](#) describes the settings that can be modified by the user, including interface selection and RAM clearing. Initialization of the BSL that is based on the TLV data requires more time than other BSL versions. Initialization of the TLV-based BSL needs approximately 300 ms from the BSL entry invocation sequence until the BSL is ready to receive the first command.

Table 2. BSL Device Descriptor

| Description | Address Offset | Value |
|---|--------------------|----------|
| BSL tag field | 00h | B5h |
| BSL length field | 01h | 1Ch |
| Timer base address (of the timer module used for time-out) | 02h, 03h | Per unit |
| eUSCI_A base address (for UART) | 04h, 05h | Per unit |
| eUSCI_B base address (for I ² C) | 06h, 07h | Per unit |
| Port base address (for UART pins) | 08h, 09h | Per unit |
| Port SELx and pin masks (for UART) (PxSEL0, PxSEL1, RX pin mask, TX pin mask) | 0Ah, 0Bh, 0Ch, 0Dh | Per unit |
| Port base address (for I ² C pins) | 0Eh, 0Fh | Per unit |
| Port SELx and pin masks (for I ² C) (PxSEL0, PxSEL1, SDA pin mask, SCL pin mask) | 10h, 11h, 12h, 13h | Per unit |
| Reserved | 14h, 15h | – |
| Reserved | 16h, 17h | – |
| I ² C slave address | 18h | Per unit |
| Tiny RAM length | 19h | Per unit |
| Tiny RAM start address | 1Ah, 1Bh | Per unit |
| Address of BSL user configuration data | 1Ch, 1Dh | Per unit |

3.6.1 Configuring the BSL

The BSL user configuration is a data structure at a specific FRAM location. It is parsed by the BSL and used to configure features of the BSL.

The user configuration is optional. The BSL uses default values if no user configuration is found at the memory location.

To enable the user configuration, it must:

- Be placed at the correct location (see [Section 7.1](#) for the device-specific address.)
- Start with the correct signature (see [Table 3](#))

[Table 3](#) lists the structure of the user configuration data. The address offset is with respect to the BSL user configuration location.

Table 3. BSL User Configuration Structure

| Description | Address Offset | Value | |
|--------------------------------|----------------|----------|---|
| BSL configuration signature | 0h | Bit 15-0 | Must be written as 695Ah or BSL user configuration will be ignored. |
| BSL configuration | 2h | Bit 15-8 | Must be written as 5Ah or BSL user configuration will be ignored. |
| | | Bit 7-4 | Reserved |
| | | Bit 3 | Do not clear Tiny RAM on BSL invocation. A wrong BSL password always clears the memory. (Not every device has Tiny RAM.) 0b = Tiny RAM is cleared 1b = Tiny RAM is not cleared |
| | | Bit 2 | Do not clear RAM on BSL invocation. A wrong BSL password always clears the memory. Refer to Section 7 for the RAM area being cleared. 0b = RAM is cleared 1b = RAM is not cleared |
| | | Bit 1-0 | BSL interface selection: 00b = Automatic detection of UART or I2C BSL communication 01b = UART interface only 10b = I2C interface only 11b = Reserved |
| Reserved | 4h-17h | Bit 15-0 | Reserved |
| I ² C slave address | 18h | Bit 15-7 | Reserved |
| | | Bit 6-0 | 7-bit address of the BSL I ² C interface |

3.6.1.1 Example of BSL User Configuration

[Table 4](#) is an example of user configuration for the MSP430FR2355 BSL. In this example, RAM clearing is disabled, and the I²C slave address is set to 0x60. The user configuration memory is at address FF88h.

Table 4. Example of a BSL User Configuration

| Address (Offset) | Value | Description |
|------------------|--------|---|
| 0xFF88 (0h) | 0x695A | BSL configuration signature |
| 0xFF8A (2h) | 0x5A04 | BSL configuration: RAM clearing disabled |
| 0xFF8C to 0xFF9E | 0xFFFF | Reserved |
| 0xFFA0 | 0xFF60 | 7-bit address of the BSL I ² C interface |

The example in [Table 4](#) as TI-TXT:

```
@FF88
5A 69 04 5A FF FF FF FF FF FF FF FF FF FF FF FF
FF FF FF FF FF FF FF FF 60 FF
q
```

3.6.1.2 Implement BSL Configuration in Application Code

The linker command file for the FR235x and FR215x MCUs has the following sections:

- .bslconfigsignature
- .bslconfig
- .bsli2caddress

In the application code, define the following configuration values:

```
#define BSL_CONFIG_SIGNATURE                (0x695A) // BSL Configuration Signature
#define BSL_CONFIG_PASSWORD                (0x5A00) // BSL User's Configuration
Signature

#define BSL_CONFIG_TINY_RAM_ERASED_BY_INIT (0x0008) // Tiny RAM is erased during
BSL invocation
#define BSL_CONFIG_TINY_RAM_NOT_ERASED_BY_INIT (0x0000) // (Default) Tiny RAM is not
erased during BSL invocation

#define BSL_CONFIG_RAM_ERASED_BY_INIT      (0x0000) // RAM is erased during BSL
invocation
#define BSL_CONFIG_RAM_NOT_ERASED_BY_INIT (0x0004) // (Default) RAM is not erased
during BSL invocation

#define BSL_CONFIG_INTERFACE_UART_I2C      (0x0000) // Enable UART and I2C
#define BSL_CONFIG_INTERFACE_UART_ONLY     (0x0001) // Enable UART
#define BSL_CONFIG_INTERFACE_I2C_ONLY      (0x0002) // Enable I2C
#define BSL_CONFIG_INTERFACE_DEFAULT       (0x0003) // (Default / Reserved) Enable
UART and I2C

#define BSL_I2C_ADDRESS_7BIT               (0x60) // Customized I2C Address
```

Apply the intended configuration values to the BSL configuration section:

```
#pragma RETAIN(bslConfigurationSignature)
#pragma DATA_SECTION(bslConfigurationSignature, ".bslconfigsignature")
const uint16_t bslConfigurationSignature = BSL_CONFIG_SIGNATURE;

#pragma RETAIN(bslConfig)
#pragma DATA_SECTION(bslConfig, ".bslconfig")
const uint16_t bslConfig = (BSL_CONFIG_PASSWORD | BSL_CONFIG_INTERFACE_UART_ONLY) ;

#pragma RETAIN(bsI2CAddr)
#pragma DATA_SECTION(bsI2CAddr, ".bsli2caddr")
const uint16_t bsI2CAddr = (0xFF00 | BSL_I2C_ADDRESS_7BIT) ;
```

4 BSL Protocol

4.1 BSL Data Packet

The BSL data packet has a layered structure. The BSL core command contains the actual command data to be processed by the BSL. In addition the standard BSL commands, there can be wrapper data before and after each core command known as the peripheral interface code (PI Code). This wrapper data is information that is specific to the peripheral and protocol being used, and it contains information that allows for correct transmission of the BSL core command. Taken together, the wrapper and core command constitute a BSL data packet (see [Table 5](#)). See [Section 4.1.5](#) for details of the BSL Core Commands.

Table 5. BSL Data Packet

| | | |
|---------|------------------|---------|
| PI Code | BSL Core Command | PI Code |
|---------|------------------|---------|

The PI Code depends on the protocol in use, either UART or I²C. The following sections describe the UART and I²C peripheral interface wrappers.

4.1.1 UART Peripheral Interface Wrapper

The UART BSL protocol interface is implemented in multiple packets. The first packet is transmitted to the BSL device and contains the BSL Core Command and its wrapper. [Table 6](#) summarizes the packet format.

Table 6. UART BSL Command

| Header | Length | Length | BSL Core Command | CKL | CKH |
|--------|--------|--------|-----------------------------------|-----|-----|
| 0x80 | NL | NH | See Section 4.1.5 | CKL | CKH |

The second packet is received from the BSL device and contains the BSL acknowledgment and the BSL Core Response. [Table 7](#) lists the BSL response data packet structure.

Table 7. UART BSL Response

| Acknowledgment | Header | Length | Length | BSL Core Response ⁽¹⁾ | CKL | CKH |
|----------------|--------|--------|--------|-----------------------------------|-----|-----|
| ACK from BSL | 0x80 | NL | NH | See Section 4.1.4 | CKL | CKH |

⁽¹⁾ BSL Core Response is not always included.

4.1.2 I²C Peripheral Interface Wrapper

The I²C BSL protocol interface is implemented in multiple packets. The first packet is sent as a write request to the BSL slave address and contains the BSL Core Command and its wrapper. [Table 8](#) shows this format.

Table 8. I²C BSL Command

| I2C | Header | Length | Length | BSL Core Command | CKL | CKH |
|-------|--------|--------|--------|-----------------------------------|-----|-----|
| S/A/W | 0x80 | NL | NH | See Section 4.1.5 | CKL | CKH |

The second packet is sent as a read request to the BSL slave address and contains the BSL acknowledgment and the BSL Core Response. [Table 9](#) shows the format of this BSL response.

Table 9. I²C BSL Response

| I2C | ACK | Header | Length | Length | BSL Core Response ⁽¹⁾ | CKL | CKH | I2C |
|-------|--------------|--------|--------|--------|-----------------------------------|-----|-----|------|
| S/A/R | ACK from BSL | 0x80 | NL | NH | See Section 4.1.4 | CKL | CKH | STOP |

⁽¹⁾ BSL Core Response is not always included.

4.1.3 BSL Acknowledgment

The peripheral interface section of the BSL software parses the wrapper section of the BSL data packet. If there are errors with the data transmission, an error message is sent immediately. An ACK is sent after all data has been successfully received and does not mean that the command has been correctly executed (or even that the command was valid) but, rather, that the data packet was formatted correctly and passed on to the BSL core software for interpretation.

The BSL protocol dictates that every BSL data packet sent is responded to with a single byte acknowledgment in addition to any BSL data packets that are sent. [Table 10](#) lists the acknowledgment responses from the BSL. If an acknowledgment byte other than ACK is sent, the BSL does not send any BSL data packets. The host programmer must check the acknowledgment error and retry transmission.

Table 10. UART Error Messages

| Data | Meaning |
|---------------------|---|
| 0x00 | ACK |
| 0x51 | Header incorrect. The packet did not begin with the required value of 0x80. |
| 0x52 | Checksum incorrect. The packet did not have the correct checksum value. |
| 0x53 ⁽¹⁾ | Packet size zero. The size for the BSL core command was given as 0. |
| 0x54 ⁽¹⁾ | Packet size exceeds buffer. The packet size given is too big for the RX buffer. |
| 0x55 | Unknown error |
| 0x56 ⁽¹⁾ | Unknown baud rate. The supplied data for baud rate change is not a known value. |
| 0x57 | Packet Size Error. |

⁽¹⁾ Not supported for FR4xx, FR21xx, and FR20xx.

4.1.4 BSL Core Response and BSL Core Message

For some commands, the BSL replies with certain BSL core response that contains single byte message on it. This 1-byte message is defined as BSL Core Message. For details about which command has the BSL core message on its response, see the [Section 4.1.5](#) examples.

Table 11. BSL Core Response Structure (Has the BSL Core Message Byte)

| CMD Byte | BSL Core Message |
|----------|---|
| 0x3B | Message (see Table 12) |

Table 12. BSL Core Messages

| Message | Meaning |
|---------|--|
| 0x00 | Operation successful |
| 0x01 | Memory (for example, flash or FRAM) write check failed. After programming, a CRC is run on the programmed data. If the CRC does not match the expected result, this error is returned. |
| 0x04 | BSL locked. The correct password has not yet been supplied to unlock the BSL. |
| 0x05 | BSL password error. An incorrect password was supplied to the BSL when attempting an unlock. |
| 0x07 | Unknown command. The command given to the BSL was not recognized. |

4.1.5 BSL Core Commands

Table 13 summarizes the BSL core commands.

Table 13. BSL Core Commands

| BSL Command | Protected | CMD | AL | AM | AH | Data | BSL Core Response | Section |
|------------------------------------|-----------|------|------|------|------|--|-------------------|---------------------------------|
| RX Data Block | Yes | 0x10 | (AL) | (AM) | (AH) | D1...Dn | Yes | Section 4.1.5.1 |
| RX Password | No | 0x11 | – | – | – | D1...D32 | Device dependent | Section 4.1.5.2 |
| Mass Erase ⁽¹⁾ | No | 0x15 | – | – | – | – | Device dependent | Section 4.1.5.3 |
| CRC Check ⁽¹⁾ | Yes | 0x16 | (AL) | (AM) | (AH) | Length (low byte), Length (high byte) | Yes | Section 4.1.5.4 |
| Load PC | Yes | 0x17 | (AL) | (AM) | (AH) | – | No | Section 4.1.5.5 |
| TX Data Block | Yes | 0x18 | (AL) | (AM) | (AH) | Length (low byte), Length (high byte) | Yes | Section 4.1.5.6 |
| TX BSL Version ⁽¹⁾ | Yes | 0x19 | – | – | – | – | Yes | Section 4.1.5.7 |
| RX Data Block Fast ⁽¹⁾ | Yes | 0x1B | (AL) | (AM) | (AH) | D1...Dn | No | Section 4.1.5.8 |
| Change Baud Rate ⁽¹⁾⁽²⁾ | No | 0x52 | – | – | – | D1 | No | Section 4.1.5.9 |

⁽¹⁾ Not supported for FR4xx, FR21xx, and FR20xx

⁽²⁾ Applicable for UART peripheral interface only

AL, AM, AH

Address bytes. The low, middle, and upper bytes, respectively, of an address.

D1...Dn

Data bytes 1 through n (Note: n must be 4 less than the BSL buffer size.)

Length

A byte containing a value from 1 to 255 describing the number of bytes to be transmitted or used in a CRC. In the case of multiple length bytes, they are combined together as described to form a larger value describing the number of required bytes.

4.1.5.1 RX Data Block

Structure BSL Core Command

| BSL Command | Protected | CMD | AL | AM | AH | Data | BSL Core Response |
|---------------|-----------|------|------|------|------|---------|-------------------|
| RX Data Block | Yes | 0x10 | (AL) | (AM) | (AH) | D1...Dn | Yes |

Description

The BSL core writes bytes D1 through Dn starting from the location specified in the address fields. This command differs from RX Data Block Fast in that it returns the status of the write operation.

NOTE: When a block is written partly outside the device's memory (for example, starting to write in FRAM but exceeding the end of the memory) the whole data block will not be written.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x10

Command Address

Address where the received data should be written.

Command Data

Command consists of the data D1 through Dn to be written. The command consists of n bytes, where n has maximum 256.

Command Returns

BSL acknowledgment and a BSL core response with the status of the operation. See [Section 4.1.4](#) for more information on BSL core responses.

Example for UART PI

Write data 0x76543210 to address 0x010000:

| Header | Length | Length | CMD | AL | AM | AH | D1 | D2 | D3 | D4 | CKL | CKH |
|--------|--------|--------|------|------|------|------|------|------|------|------|------|------|
| 0x80 | 0x08 | 0x00 | 0x10 | 0x00 | 0x00 | 0x01 | 0x10 | 0x32 | 0x54 | 0x76 | 0x93 | 0xCA |

BSL response for a successful data write:

| ACK | Header | Length | Length | CMD | MSG | CKL | CKH |
|------|--------|--------|--------|------|------|------|------|
| 0x00 | 0x80 | 0x02 | 0x00 | 0x3B | 0x00 | 0x60 | 0xC4 |

Example for I²C PI

Write data 0x76543210 to address 0x010000:

| I2C | Header | Length | Length | CMD | AL | AM | AH | D1 | D2 | D3 | D4 | CKL | CKH |
|-------|--------|--------|--------|------|------|------|------|------|------|------|------|------|------|
| S/A/W | 0x80 | 0x08 | 0x00 | 0x10 | 0x00 | 0x00 | 0x01 | 0x10 | 0x32 | 0x54 | 0x76 | 0x93 | 0xCA |

BSL response for a successful data write:

| I2C | ACK | Header | Length | Length | CMD | MSG | CKL | CKH | I2C |
|-------|------|--------|--------|--------|------|------|------|------|------|
| S/A/R | 0x00 | 0x80 | 0x02 | 0x00 | 0x3B | 0x00 | 0x60 | 0xC4 | STOP |

4.1.5.2 RX Password

Structure BSL Core Command

| BSL Command | Protected | CMD | AL | AM | AH | Data | BSL Core Response |
|-------------|-----------|------|----|----|----|----------|-------------------|
| RX Password | No | 0x11 | – | – | – | D1...D32 | Yes |

Description

The BSL core receives the password contained in the packet and unlocks the BSL protected commands if the password matches the top 16 words in the BSL interrupt vector table (located between addresses 0xFFE0 and 0xFFFF).

When an incorrect password is given, a mass erase is initiated. For MSP430FR5xx and MSP430FR6xx devices, this means all code FRAM is erased but not information memory. For MSP430FR2xx and MSP430FR4xx devices, this means all code FRAM including the information memory is erased.

After a mass erase is performed, the password is always 0xFF for all bytes. This is commonly used to gain access to an empty device or to load a new application to a locked device without password. The mass erase security feature can be disabled by setting the BSL signatures as described in the corresponding Family User's Guide (see [Section 1.2](#)).

Protection

This command is not password protected.

Command

0x11

Command Address

N/A

Command Data

The command data is 32 bytes long and contains the device password.

Command Returns

The MSP430FR5xx and MSP430FR6xx bootloader does not send the BSL core response for the incorrect password. The BSL acknowledgment is either 0x00 or 0xFF. Ignore the acknowledgment and initialize the communication with BSL again.

The MSP430FR2xx and MSP430FR4xx bootloader sends the BSL acknowledgment and BSL core response with the status of operation. See [Section 4.1.4](#) for more information on BSL core responses.

Example for UART PI

Unlock a blank device:

| Header | Length | Length | CMD | D1 | D2 | D3 | D4 | D5 | D6 |
|--------|--------|--------|------|------|------|------|------|------|------|
| 0x80 | 0x21 | 0x00 | 0x11 | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF |

| D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 | D16 |
|------|------|------|------|------|------|------|------|------|------|
| 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF |

| D17 | D18 | D19 | D20 | D21 | D22 | D23 | D24 | D25 | D26 |
|------|------|------|------|------|------|------|------|------|------|
| 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF |

| D27 | D28 | D29 | D30 | D31 | D32 | CKL | CKH |
|------|------|------|------|------|------|------|------|
| 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0x9E | 0xE6 |

BSL response for a successful password:

| ACK | Header | Length | Length | CMD | MSG | CKL | CKH |
|------|--------|--------|--------|------|------|------|------|
| 0x00 | 0x80 | 0x02 | 0x00 | 0x3B | 0x00 | 0x60 | 0xC4 |

Example for I²C PI

Unlock a blank device:

| I2C | Header | Length | Length | CMD | D1 | D2 | D3 | D4 | D5 |
|-------|--------|--------|--------|------|------|------|------|------|------|
| S/A/W | 0x80 | 0x33 | 0x00 | 0x11 | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF |

| D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
|------|------|------|------|------|------|------|------|------|------|
| 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF |

| D16 | D17 | D18 | D19 | D20 | D21 | D22 | D23 | D24 | D25 |
|------|------|------|------|------|------|------|------|------|------|
| 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF |

| D26 | D27 | D28 | D29 | D30 | D31 | D32 | CKL | CKH |
|------|------|------|------|------|------|------|------|------|
| 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0xFF | 0x9E | 0xE6 |

BSL response for a successful password:

| I2C | ACK | Header | Length | Length | CMD | MSG | CKL | CKH | I2C |
|-------|------|--------|--------|--------|------|------|------|------|------|
| S/A/R | 0x00 | 0x80 | 0x02 | 0x00 | 0x3B | 0x00 | 0x60 | 0xC4 | STOP |

4.1.5.3 Mass Erase

Structure BSL Core Command

For FR23xx, FR25xx, and FR26xx:

| BSL Command | Protected | CMD | AL | AM | AH | Data | BSL Core Response |
|-------------|-----------|------|----|----|----|------|-------------------|
| Mass Erase | No | 0x15 | – | – | – | – | Yes |

For FR5xx and FR6xx:

| BSL Command | Protected | CMD | AL | AM | AH | Data | BSL Core Response |
|-------------|-----------|------|----|----|----|------|-------------------|
| Mass Erase | No | 0x15 | – | – | – | – | No |

Description

All code FRAM in the device is erased. For MSP430FR5xx and MSP430FR6xx devices, this function does not erase information memory. For MSP430FR23xx, MSP430FR25xx, MSP430FR24xx, and MSP430FR26xx devices, this function erases information memory.

The BSL on the FR4xx, FR21xx, and FR20xx MCUs does not support the Mass Erase command. A RX Password command containing an incorrect password can be sent instead to trigger a mass erase.

Protection

This command is not password protected.

Command

0x15

Command Address

N/A

Command Data

N/A

Command Returns

The MSP430FR5xx and MSP430FR6xx bootloader do not send the BSL core response for the mass erase execution. The BSL acknowledgment is either 0x00 or 0xFF. Ignore the acknowledgment and initialize the communication with BSL again.

The MSP430FR2xx and MSP430FR4xx bootloader send the BSL acknowledgment and BSL core response with the status of operation. See [Section 4.1.4](#) for more information on BSL core responses.

Example for UART PI

Initiate a mass erase:

| Header | Length | Length | CMD | CKL | CKH |
|--------|--------|--------|------|------|------|
| 0x80 | 0x01 | 0x00 | 0x15 | 0x64 | 0xA3 |

BSL response (successful operation):

| ACK | Header | Length | Length | CMD | MSG | CKL | CKH |
|------|--------|--------|--------|------|------|------|------|
| 0x00 | 0x80 | 0x02 | 0x00 | 0x3B | 0x00 | 0x60 | 0xC4 |

Example for I²C PI

Initiate a mass erase:

| I2C | Header | Length | Length | CMD | CKL | CKH |
|-------|--------|--------|--------|------|------|------|
| S/A/W | 0x80 | 0x01 | 0x00 | 0x15 | 0x64 | 0xA3 |

BSL response (successful operation):

| I2C | ACK | Header | Length | Length | CMD | MSG | CKL | CKH | I2C |
|-------|------|--------|--------|--------|------|------|------|------|------|
| S/A/R | 0x00 | 0x80 | 0x02 | 0x00 | 0x3B | 0x00 | 0x60 | 0xC4 | STOP |

4.1.5.4 CRC Check

Structure BSL Core Command

| BSL Command | Protected | CMD | AL | AM | AH | Data | BSL Core Response |
|-------------|-----------|------|------|------|------|---------------------------------------|-------------------|
| CRC Check | Yes | 0x16 | (AL) | (AM) | (AH) | Length (low byte), Length (high byte) | Yes |

Description

The MSP430 performs a 16-bit CRC check using the CCITT standard. The address given is the first byte of the CRC check. Two bytes are used for the length. See the CRC chapter of each Family User's Guide (see [Section 1.2](#)) for more details on the CRC hardware calculation that is used.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x16

Command Address

Address to begin the CRC check.

Command Data

The 16-bit length of the CRC check. D1 is the low byte of the length, and D2 is the high byte of the length.

Command Returns

BSL acknowledgment and a BSL core response with the CRC value. See [Section 4.1.4](#) for more information on BSL core responses.

Example for UART PI

Perform a CRC check from address 0x4400 to 0x4800 (size of 1024):

| Header | Length | Length | CMD | AL | AM | AH | D1 | D2 | CKL | CKH |
|--------|--------|--------|------|------|------|------|------|------|------|------|
| 0x80 | 0x06 | 0x00 | 0x16 | 0x00 | 0x44 | 0x00 | 0x00 | 0x04 | 0x9C | 0x7D |

BSL response where 0x55 is the low byte of the calculated checksum and 0xAA is the high byte of the calculated checksum:

| ACK | Header | Length | Length | CMD | D1 | D2 | CKL | CKH |
|------|--------|--------|--------|------|------|------|------|------|
| 0x00 | 0x80 | 0x03 | 0x00 | 0x3A | 0x55 | 0xAA | 0x12 | 0x2B |

Example for I²C PI

Perform a CRC check from address 0x4400 to 0x4800 (size of 1024):

| I2C | Header | Length | Length | CMD | AL | AM | AH | D1 | D2 | CKL | CKH |
|-------|--------|--------|--------|------|------|------|------|------|------|------|------|
| S/A/W | 0x80 | 0x06 | 0x00 | 0x16 | 0x00 | 0x44 | 0x00 | 0x00 | 0x04 | 0x9C | 0x7D |

BSL response where 0x55 is the low byte of the calculated checksum and 0xAA is the high byte of the calculated checksum:

| I2C | ACK | Header | Length | Length | CMD | D1 | D2 | CKL | CKH | I2C |
|-------|------|--------|--------|--------|------|------|------|------|------|------|
| S/A/R | 0x00 | 0x80 | 0x03 | 0x00 | 0x3A | 0x55 | 0xAA | 0x12 | 0x2B | STOP |

4.1.5.5 Load PC

Structure BSL Core Command

| BSL Command | Protected | CMD | AL | AM | AH | Data | BSL Core Response |
|-------------|-----------|------|------|------|------|------|-------------------|
| Load PC | Yes | 0x17 | (AL) | (AM) | (AH) | – | No |

Description

Causes the BSL to begin execution at the given address using a CALLA instruction. As BSL code is immediately exited with this instruction, no core response can be expected. The BSL can be returned to by the main application using the BSL Action function 2, Return to BSL. See [Section 3.3.1.2](#) for more information.

Be aware that password protection is not active at this time. Jumping to the user application does not reset the device and, therefore, the register configuration from the BSL application is kept. This might cause unexpected behavior in the user application. One example is the blink LED application, which does not have any clock module configuration (so it uses the default 1-MHz clock) and will blink faster, because the clock module is set by the BSL application to run at 8 MHz.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x17

Command Address

Address to set the Program Counter

Command Data

N/A

Command Returns

The BSL does not return acknowledgment.

Example for UART PI

Set program counter to 0x4400:

| Header | Length | Length | CMD | AL | AM | AH | CKL | CKH |
|--------|--------|--------|------|------|------|------|------|------|
| 0x80 | 0x04 | 0x00 | 0x17 | 0x00 | 0x44 | 0x00 | 0x42 | 0x0F |

The BSL does not respond after the application gains control.

Example for I²C PI

Set program counter to 0x4400:

| I2C | Header | Length | Length | CMD | AL | AM | AH | CKL | CKH | I2C |
|-------|--------|--------|--------|------|------|------|------|------|------|------|
| S/A/R | 0x80 | 0x04 | 0x00 | 0x17 | 0x00 | 0x44 | 0x00 | 0x42 | 0x0F | STOP |

The BSL does not respond once the application gains control.

4.1.5.6 TX Data Block

Structure BSL Core Command

| BSL Command | Protected | CMD | AL | AM | AH | Data | BSL Core Response |
|---------------|-----------|------|------|------|------|---------------------------------------|-------------------|
| TX Data Block | Yes | 0x18 | (AL) | (AM) | (AH) | Length (low byte), Length (high byte) | Yes |

Description

The BSL transmits data starting at the command address and with size command data. This command initiates multiple packets if the size is greater than or equal to the buffer size.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x18

Command Address

Address to begin transmitting data from.

Command Data

The 16-bit length of the data to transmit. D1 is the low byte of the length, and D2 is the high byte of the length.

Command Returns

BSL acknowledgment and a BSL core response with n data packets where n is:

$$n = \text{ceiling}\left(\frac{\text{length}}{\text{buffer size} - 1}\right)$$

For example, if 512 bytes are requested with a buffer size of 260, the BSL sends two packets, the first packet with a length of 259 and the second with a length of 253.

See [Section 4.1.4](#) for more information on BSL core responses.

Example for UART PI

Transmit 4 bytes of data from RAM address 0x1C00:

| Header | Length | Length | CMD | AL | AM | AH | D1 | D2 | CKL | CKH |
|--------|--------|--------|------|------|------|------|------|------|------|------|
| 0x80 | 0x06 | 0x00 | 0x18 | 0x00 | 0x1C | 0x00 | 0x04 | 0x00 | 0x87 | 0x81 |

BSL response where D1..D4 are the data bytes requested:

| ACK | Header | Length | Length | CMD | D1 | D2 | D3 | D4 | CKL | CKH |
|------|--------|--------|--------|------|------|------|------|------|------|------|
| 0x00 | 0x80 | 0x05 | 0x00 | 0x3A | 0x11 | 0x33 | 0x55 | 0x77 | 0x90 | 0x55 |

Example for I²C PI

Transmit 4 bytes of data from RAM address 0x1C00:

| I2C | Header | Length | Length | CMD | AL | AM | AH | D1 | D2 | CKL | CKH |
|-------|--------|--------|--------|------|------|------|------|------|------|------|------|
| S/A/W | 0x80 | 0x06 | 0x00 | 0x18 | 0x00 | 0x1C | 0x00 | 0x04 | 0x00 | 0x87 | 0x81 |

BSL response where D1..D4 are the data bytes requested:

| I2C | ACK | Header | Length | Length | CMD | D1 | D2 | D3 | D4 | CKL | CKH | I2C |
|-------|------|--------|--------|--------|------|------|------|------|------|------|------|------|
| S/A/R | 0x00 | 0x80 | 0x05 | 0x00 | 0x3A | 0x11 | 0x33 | 0x55 | 0x77 | 0x90 | 0x55 | STOP |

4.1.5.7 TX BSL Version

Structure BSL Core Command

| BSL Command | Protected | CMD | AL | AM | AH | Data | BSL Core Response |
|----------------|-----------|------|----|----|----|------|-------------------|
| TX BSL Version | Yes | 0x19 | – | – | – | – | Yes |

Description

BSL transmits its version information (see [Section 3.5](#) for more details).

Protection

This command is password protected and fails if the password has not been sent.

Command

0x19

Command Address

N/A

Command Data

N/A

Command Returns

BSL acknowledgment and a BSL core response with its version number. The data is transmitted as it appears in memory with the following data bytes:

| Version Byte | Data Byte |
|----------------------|-----------|
| BSL Vendor | D1 |
| Command Interpreter | D2 |
| API | D3 |
| Peripheral Interface | D4 |

See [Section 4.1.4](#) for more information on BSL core responses.

Example for UART PI

Request the BSL version:

| Header | Length | Length | CMD | CKL | CKH |
|--------|--------|--------|------|------|------|
| 0x80 | 0x01 | 0x00 | 0x19 | 0xE8 | 0x62 |

BSL response (version 00.07.34.B2 of the BSL):

| ACK | Header | Length | Length | CMD | D1 | D2 | D3 | D4 | CKL | CKH |
|------|--------|--------|--------|------|------|------|------|------|------|------|
| 0x00 | 0x80 | 0x05 | 0x00 | 0x3A | 0x00 | 0x07 | 0x34 | 0xB2 | 0x14 | 0x90 |

Example for I²C PI

Request the BSL version:

| I2C | Header | Length | Length | CMD | CKL | CKH |
|-------|--------|--------|--------|------|------|------|
| S/A/W | 0x80 | 0x01 | 0x00 | 0x19 | 0xE8 | 0x62 |

BSL response (version 00.07.34.B2 of the BSL):

| I2C | ACK | Header | Length | Length | CMD | D1 | D2 | D3 | D4 | CKL | CKH | I2C |
|-------|------|--------|--------|--------|------|------|------|------|------|------|------|------|
| S/A/R | 0x00 | 0x80 | 0x05 | 0x00 | 0x3A | 0x00 | 0x07 | 0x34 | 0xB2 | 0x14 | 0x90 | STOP |

4.1.5.8 RX Data Block Fast

Structure BSL Core Command

| BSL Command | Protected | CMD | AL | AM | AH | Data | BSL Core Response |
|--------------------|-----------|------|------|------|------|---------|-------------------|
| RX Data Block Fast | Yes | 0x1B | (AL) | (AM) | (AH) | D1...Dn | No |

Description

This command is identical to [RX Data Block](#), except there is no reply to indicate that the data was correctly programmed. RX Data Block Fast is used primarily to speed up USB programming on the MSP430F5xx and MSP430F6xx family of devices.

NOTE: When a block is written partly outside the device memory (for example, starting to write in FRAM but exceeding the end of the memory), the whole data block will not be written.

Protection

This command is password protected and fails if the password has not been sent.

Command

0x1B

Command Address

Address to write the received data to.

Command Data

Command consists of the data D1 through Dn to be written. The command consists of n bytes, where n has a maximum of 256.

Command Returns

BSL acknowledgment

Example for UART PI

Write data 0x76543210 to address 0x010000:

| Header | Length | Length | CMD | AL | AM | AH | D1 | D2 | D3 | D4 | CKL | CKH |
|--------|--------|--------|------|------|------|------|------|------|------|------|------|------|
| 0x80 | 0x08 | 0x00 | 0x1B | 0x00 | 0x00 | 0x01 | 0x10 | 0x32 | 0x54 | 0x76 | 0x3C | 0x1C |

BSL Response:

| |
|------|
| ACK |
| 0x00 |

Example for I²C PI

Write data 0x76543210 to address 0x010000:

| I2C | Header | Length | Length | CMD | AL | AM | AH | D1 | D2 | D3 | D4 | CKL | CKH |
|-------|--------|--------|--------|------|------|------|------|------|------|------|------|------|------|
| S/A/W | 0x80 | 0x08 | 0x00 | 0x10 | 0x00 | 0x00 | 0x01 | 0x10 | 0x32 | 0x54 | 0x76 | 0x93 | 0xCA |

BSL Response:

| | | |
|-------|------|------|
| I2C | ACK | I2C |
| S/A/R | 0x00 | STOP |

4.1.5.9 Change Baud Rate

Structure BSL Core Command

| BSL Command | Protected | CMD | AL | AM | AH | Data | BSL Core Response |
|------------------|-----------|------|----|----|----|------|-------------------|
| Change Baud Rate | No | 0x52 | – | – | – | D1 | No |

Description

This command changes the baud rate for all subsequently received data packets. The command is acknowledged with either a single ACK or an error byte sent with the old baud rate before changing to the new one. No subsequent message packets can be expected.

Protection

This command is not password protected.

Command

0x52

Command Address

N/A

Command Data

Single byte, D1, that specifies the new baud rate to use.

| D1 | Baud Rate |
|------|-----------|
| 0x02 | 9600 |
| 0x03 | 19200 |
| 0x04 | 38400 |
| 0x05 | 57600 |
| 0x06 | 115200 |

Command Returns

BSL acknowledgment

Example for UART PI

Change baud rate to 115200:

| Header | Length | Length | CMD | D1 | CKL | CKH |
|--------|--------|--------|------|------|------|------|
| 0x80 | 0x02 | 0x00 | 0x52 | 0x06 | 0x14 | 0x15 |

BSL Response:

| |
|------|
| ACK |
| 0x00 |

4.2 BSL Security

4.2.1 Protected Commands

To protect data within the device, most core commands are protected. A protected command successfully completes only after the device has been unlocked by sending the RX Password command with the correct password. Commands specific to the peripheral interface are not protected.

4.2.2 RAM Erase

At startup, the BSL erases and writes a constant word to certain RAM locations in a device. Usually these are the smallest shared RAM addresses within a family. See [Section 7](#) for information about the RAM addresses that are erased.

4.2.3 BSL Entry

The BSL can only be accessed from the Z-Area at the beginning of the BSL. This restricts the BSL operation to a few controlled entry points. Read and execute access to the rest of the BSL code is not possible.

See [Section 3.2.2](#) for more information about the Z-Area.

5 Common BSL Use Cases

This section explains the flow of how a host programmer can establish a connection to the MSP430 BSL.

5.1 Overview and Flow Chart

A common BSL use case is to erase a device and load new firmware onto it. The erase can be done either by a RX Password command that is sent with the wrong password or by the Mass Erase command.

After the application has been erased, the password is always 0xFF for all bytes. A second RX Password command is sent with the correct password to gain access to the device. After the BSL is unlocked, the application can be loaded using the TX Data Block command. If additional verification is desired, the host programmer can request a CRC on the application or read the programmed application code. After the application has been verified, the device can be reset or the host programmer can provide an address for the BSL to set the program counter and begin execution.




Figure 4. Flowchart

5.2 Establish a Connection

Establishing a connection to the device BSL is the first step to loading an application through the BSL. The connection is initiated by providing the BSL entry sequence that is described in [Section 3.3.2](#) to the RST and TEST pins.

For UART communication, the baud rate can be increased to speed up communication and downloads. The BSL begins operation at 9600 baud but allows the host to request a change to various preconfigured rates up to 115200 baud. TI recommends increasing the baud rate for large applications and production programming.

For more information about the Change Baud Rate command, see [Section 4.1.5.9](#).

5.3 Erase the Device

The next step in programming an application is to erase the device. This is possible either by using the Mass Erase command or by sending a wrong password with the RX Password command. The advantage of sending a wrong password instead of using a mass erase is the same programming flow can be used for an empty or programmed device. The host sends the password for an empty device, all 0xFF and checks the result. For an empty device, the password will be successful. For a programmed device, the password will fail, and the device will mass erase itself. The host can repeat this process and send the same password, which will now be successful for the erased device. This is especially useful for production programming from a host processor where the process flow is the same for the factory and the field.

For more information about the RX Password command, see [Section 4.1.5.2](#). For more information about the Mass Erase command, see [Section 4.1.5.3](#).

5.4 Download the Application

This step uses the RX Data Block command to download the application code to the device. A common file format that can easily be generated by MSP430 IDEs is TI-TXT. The download is split into smaller packets and sent with repeated RX Data Block commands. After all bytes have been sent and there is no remaining data, the host programmer can continue to the next step.

For more information about the RX Data Block command, see [Section 4.1.5.1](#).

5.5 Verify the Application

After downloading the application to the target, the next step is to verify the downloaded code. For this step, there are two methods that can be used, requesting a CRC check or reading out the application code.

The first method for verifying a download is to use the CRC Check command to request the device to perform a CRC check on a continuous section of the device memory. The calculated CRC value can be compared against the application CRC generated by the IDE or the host programmer.

The second method for verifying a download is to request the device to transmit the application code using the TX Data Block command. The data is sent from the device to the host, and the host can compare its original data to the application data that was downloaded from the device.

The advantage of using the CRC Check command over the TX Data Block for an application verify is that it is much quicker for a device to perform a CRC check on memory and then transmit a two byte CRC than it is to transmit every byte in the application back to the host (effectively doubling the time to program a device).

For more information about the CRC Check command, see [Section 4.1.5.4](#). For more information about the TX Data Block command, see [Section 4.1.5.6](#).

5.6 Run the Application

The final step in to run the application. There are two methods that can be used, setting the device program counter to an address to begin execution of the application, or performing a reset of the device. Often the simplest method when programming an entire application including the reset vector is to perform a reset, so that the bootcode invokes the application pointed to by the reset vector. The advantage of this is that no explicit address must be read or coded into the host programmer, and the same reset process can be used for any application downloaded as long as it includes the reset vector. Alternatively, the BSL can use the TX Data Block command to read the reset vector and then call the Load PC command to invoke the address that was read.

For more information about the Load PC command, see [Section 4.1.5.5](#). For more information about the TX Data Block command, see [Section 4.1.5.6](#).

6 Customize the BSL

The BSL in MSP430 FRAM devices resides in ROM and does not allow for a custom BSL to be loaded into the standard BSL space. The standard BSL can be bypassed, and a custom start-up sequence that acts like a BSL can be used. This type of start-up sequence resides in main memory, giving full flexibility and control to the developer. MSPBoot is an example of such a bootloader. [MSP430FRBoot – Main Memory Bootloader and Over-the-Air Updates for MSP430™ FRAM Large Memory Model Devices](#) describes the implementation of a main-memory resident bootloader for MSP430 FRAM microcontrollers using either universal asynchronous receiver/transmitter (UART) communication or a serial peripheral interface (SPI) bus and CC110x RF transceivers to accomplish over-the-air downloads (OAD). While still being highly flexible and modular, this bootloader maintains a small footprint, making it a very cost-effective solution, and supports the large memory model (devices with a memory footprint greater than 16KB).

7 Bootloader Versions

7.1 FR2xx BSL Versions

Table 14.

| | |
|-------------------------------|--|
| BSL version | 00.08.35.B3 |
| Devices | MSP430FR2311, MSP430FR2310, MSP430FR2433, MSP430FR2633, MSP430FR2533, MSP430FR2632, MSP430FR2532, MSP430FR2522, MSP430FR2422 |
| RAM erased | 0x2000 to 0x23FF |
| Buffer size for core commands | 260 |
| Notable information | None |
| Clock configuration | Runs at 8 MHz |
| Peripheral UART | eUSCI_A |
| Peripheral I ² C | eUSCI_B |
| Timer module for time-out | FR23xx: TIMER_B, FR26xx: TIMER_A |
| Known bugs | None |

Table 15.

| | |
|-------------------------------|--|
| BSL version | 00.87.45.74 |
| Devices | MSP430FR2111, MSP430FR2110, MSP430FR2100, MSP430FR2000, MSP430FR2033, MSP430FR2032 |
| RAM erased | 0x2000 to 0x21FF |
| Buffer size for core commands | 260 |
| Notable information | None |
| Clock configuration | Runs at 8 MHz |
| Peripheral UART | eUSCI_A |
| Peripheral I ² C | N/A |
| Timer module for time-out | N/A |
| Known bugs | None |

Table 16.

| | |
|-----------------------------|---|
| BSL version | 00.09.36.B4 |
| Devices | MSP430FR2355, MSP430FR2353, MSP430FR2155, MSP430FR2153 |
| RAM erased | 0x2000 to 0x21FF |
| Buffer size for core | 260 |
| Notable information | <ol style="list-style-type: none"> 1. The user overwrite configuration can be placed at 0xFF88. The device has no Tiny RAM and the clearing function has no effect. 2. Initialization of the BSL that is based on the TLV data requires more time than other BSL versions. Initialization of the TLV-based BSL needs approximately 300 ms from the BSL entry invocation sequence until the BSL is ready to receive the first command. |
| Clock configuration | Runs at 8 MHz |
| Peripheral UART | eUSCI_A |
| Peripheral I ² C | eUSCI_B |
| Timer module for time-out | TIMER_B |
| Known bugs | None |

Table 17.

| | |
|---------------------------|---|
| BSL version | 00.09.36.B5 |
| Devices | MSP430FR2676, MSP430FR2476, MSP430FR2675, MSP430FR2475 |
| RAM erased | 0x2000 to 0x21FF |
| Buffer size for core | 260 |
| Notable information | <ol style="list-style-type: none"> The user overwrite configuration can be placed at 0xFF88. The device has no Tiny RAM and the clearing function has no effect. Initialization of the BSL that is based on the TLV data requires more time than other BSL versions. Initialization of the TLV-based BSL needs approximately 300 ms from the BSL entry invocation sequence until the BSL is ready to receive the first command. |
| Clock configuration | Runs at 8 MHz |
| Peripheral UART | eUSCI_A |
| Peripheral I2C | eUSCI_B |
| Timer module for time-out | TIMER_B |
| Known bugs | None |

7.2 FR4xx BSL Versions

Table 18.

| | |
|-------------------------------|--|
| BSL version | 00.87.45.74 |
| Devices | MSP430FR4133, MSP430FR4132, MSP430FR4131 |
| RAM erased | 0x2000 to 0x21FF |
| Buffer size for core commands | 260 |
| Notable information | None |
| Clock configuration | Runs at 8 MHz |
| Peripheral UART | eUSCI_A |
| Peripheral I ² C | N/A |
| Timer module for time-out | N/A |
| Known bugs | None |

7.3 FR57xx BSL Versions

Table 19.

| | |
|-------------------------------|--|
| BSL version | 00.04.31.71 |
| Devices | MSP430FR5739, MSP430FR5738, MSP430FR5737, MSP430FR5736, MSP430FR5735, MSP430FR5734, MSP430FR5733, MSP430FR5732, MSP430FR5731, MSP430FR5730, MSP430FR5729, MSP430FR5728, MSP430FR5727, MSP430FR5726, MSP430FR5725, MSP430FR5724, MSP430FR5723, MSP430FR5722, MSP430FR5721, MSP430FR5720 |
| RAM erased | 0x1C00 to 0x1FFF |
| Buffer size for core commands | 260 |
| Notable Information | <ol style="list-style-type: none"> TX and RX pins are noted in the device data sheet A mass erase command or incorrect password triggers a BSL reset. This resets the BSL state to the default settings (9600 baud, password locked) |
| Clock configuration | Runs at 8 MHz |
| Peripheral UART | eUSCI_A |
| Peripheral I ² C | N/A |
| Timer module for time-out | N/A |
| Known bugs | 1. The baud rate of 115k cannot be ensured across all clock, voltage, and temperature variations. |

7.4 FR58xx and FR59xx BSL Versions

Table 20.

| | |
|-------------------------------|--|
| BSL version | 00.07.34.B2 |
| Devices | MSP430FR5969, MSP430FR5961, MSP430FR5968, MSP430FR5967, MSP430FR5949, MSP430FR5948, MSP430FR5947, MSP430FR59471, MSP430FR5959, MSP430FR5958, MSP430FR5957, MSP430FR5869, MSP430FR5868, MSP430FR5867, MSP430FR58671, MSP430FR5849, MSP430FR5848, MSP430FR5847, MSP430FR58471, MSP430FR5859, MSP430FR5858, MSP430FR5857, MSP430FR5972, MSP430FR59721, MSP430FR5872, MSP430FR58721, MSP430FR5989, MSP430FR59891, MSP430FR5988, MSP430FR59881, MSP430FR5987, MSP430FR59871, MSP430FR5986, MSP430FR5889, MSP430FR58891, MSP430FR5888, MSP430FR58881, MSP430FR5887, MSP430FR58871, MSP430FR5970, MSP430FR5870, MSP430FR5922, MSP430FR59221 |
| RAM erased | 0x1C00 to 0x1FFF |
| Buffer size for core commands | 260 |
| Notable information | None |
| Clock configuration | Runs at 8 MHz |
| Peripheral UART | (FR5xxx or FR6xxx) eUSCI_A0 |
| Peripheral I ² C | (FR5xxx1 or FR6xxx1) eUSCI_B0 |
| Timer module for time-out | N/A |
| Known bugs | None |

Table 21.

| | |
|-------------------------------|--|
| BSL version | 00.08.35.B3 |
| Devices | MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR59641, MSP430FR5962, MSP430FR5894, MSP430FR58941, MSP430FR5892, MSP430FR5864, MSP430FR58641, MSP430FR5862 |
| RAM erased | 0x1C00 to 0x1FFF |
| Buffer size for core commands | 260 |
| Notable information | None |
| Clock configuration | Runs at 8 MHz |
| Peripheral UART | (FR5xxx or FR6xxx) eUSCI_A0 |
| Peripheral I ² C | (FR5xxx1 or FR6xxx1) eUSCI_B0 |
| Timer module for time-out | N/A |
| Known bugs | None |

7.5 FR6xx BSL Versions

Table 22.

| | |
|-------------------------------|--|
| BSL version | 00.07.34.B2 |
| Devices | MSP430FR6972, MSP430FR69721, MSP430FR6872, MSP430FR68721, MSP430FR6922, MSP430FR69221, MSP430FR6822, MSP430FR68221, MSP430FR6970, MSP430FR6870, MSP430FR6920, MSP430FR6820, MSP430FR6989, MSP430FR69891, MSP430FR6988, MSP430FR69881, MSP430FR6987, MSP430FR69871, MSP430FR6889, MSP430FR68891, MSP430FR6888, MSP430FR68881, MSP430FR6887, MSP430FR68871, MSP430FR6979, MSP430FR6879, MSP430FR6977, MSP430FR6877, MSP430FR6928, MSP430FR6927 |
| RAM erased | 0x1C00 to 0x1FFF |
| Buffer size for core commands | 260 |
| Notable information | None |
| Clock configuration | Runs at 8 MHz |
| Peripheral UART | (FR5xxx or FR6xxx) eUSCI_A0 |
| Peripheral I ² C | (FR5xxx1 or FR6xxx1) eUSCI_B0 |
| Timer module for time-out | N/A |
| Known bugs | None |

Table 23.

| | |
|-------------------------------|--|
| BSL version | 00.08.35.B3 |
| Devices | MSP430FR6047, MSP430FR60471, MSP430FR6045, MSP430FR6037, MSP430FR60371, MSP430FR6035 |
| RAM erased | 0x1C00 to 0x1FFF |
| Buffer size for core commands | 260 |
| Notable information | None |
| Clock configuration | Runs at 8 MHz |
| Peripheral UART | (FR5xxx or FR6xxx) eUSCI_A0 |
| Peripheral I ² C | (FR5xxx1 or FR6xxx1) eUSCI_B0 |
| Timer module for time-out | N/A |
| Known bugs | None |

Table 24.

| | |
|-------------------------------|--|
| BSL version | 00.08.35.B3 |
| Devices | MSP430FR6043, MSP430FR60431, MSP430FR6041, MSP430FR5043, MSP430FR50431, MSP430FR5041 |
| RAM erased | 0x3000 to 0x5FFF |
| Buffer size for core commands | 260 |
| Notable information | None |
| Clock configuration | Runs at 8 MHz |
| Peripheral UART | (FR5xxx or FR6xxx) eUSCI_A3 |
| Peripheral I ² C | (FR5xxx1 or FR6xxx1) eUSCI_B0 |
| Timer module for time-out | N/A |
| Known bugs | None |

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from October 2, 2019 to October 18, 2019 | Page |
|---|-------------|
| <ul style="list-style-type: none"> • Added a checkmark in the "F1xx, F2xx, F4xx, G2xx3" column for the "MSP-BSL 'Rocket'" row in Table 1, <i>BSL Overview</i>..... | 3 |
| <ul style="list-style-type: none"> • Changed "positive transitions" to "rising edges" and "negative transitions" to "falling edges" throughout Section 3.3.2, <i>Hardware BSL Invocation</i> | 6 |
| <ul style="list-style-type: none"> • Corrected the edge direction (changed to rising) in the first list item in Section 3.3.2.1, <i>Factors That Prevent Hardware BSL Invocation</i>..... | 7 |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated