Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report

2014-09-05

AN-719 Subscribe 💭 Send Feedback

The Altera JESD204B MegaCore function is a high-speed point-to-point serial interface intellectual property (IP).

The JESD204B IP core has been hardware-tested with a number of selected JESD204B-compliant ADC (analog-to-digital converter) and DAC (digital-to-analog) devices.

This report highlights the interoperability of the JESD204B IP core with the DAC37J84 converter evaluation module (EVM) from Texas Instruments Inc. (TI). The following sections describe the hardware checkout methodology and test results.

Hardware Requirements

The hardware checkout test requires the following hardware and software tools:

- Altera Stratix V Advanced Systems Development Kit with 15 V power adaptor
- HSMC breakout board included in the Stratix V Advanced Systems Development Kit
- TI DAC37J84 EVM with 5.0 V power adaptor
- Mini-USB cables
- SMA cables
- Wire for connecting J21 header to HSMC breakout board header
- Oscilloscope with a minimum bandwidth of 4 GHz

Hardware Setup

A Stratix V Advanced Systems Development Kit is used with the TI DAC37J84 daughter card module installed to the development board's FMC connector.

- The DAC37J84 EVM derives power from 5.0 V power adaptor.
- The FPGA and DAC device clock is supplied by the LMK04828 clock generator on the DAC37J84 EVM.
- For subclass 1, the LMK04828 clock generator generates *SYSREF* for the JESD204B IP core as well as the DAC37J84 device.
- The sync_n signal is transmitted from the DAC37J84 to FPGA through a wire connected to J21 (pin 1) of DAC37J84 EVM and HSMC breakout board (pin 3). ⁽¹⁾



⁽¹⁾ The sync_n signal from the DAC does not have direct connection to FPGA 1 through the FMC connector. The FPGA 2 is used as a bridge to transfer the sync_n signal to FPGA 1 through the HSMC connector.

^{© 2014} Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

Figure 1: Hardware Setup





Figure 2: System Diagram



The system-level diagram shows how the different modules connect in this design.

Altera Corporation



In this setup, where LMF = 841, the data rate of transceiver lanes is 12.288 Gbps. The LMK04828 clock generator provides 307.2 MHz device clock to the FPGA and 1228.8 MHz device clock to the DAC37J84 device. The LMK04828 provides *SYSREF* pulses to both the DAC and FPGA. A wire connects between J21 pin 1 on DAC37J84 EVM (SYNC_N_AB pin) and HSMC breakout board header pin 3 to transmit the sync_n signal from DAC37J84 to FPGA 2. The FPGA 2 acts as a passthrough to deliver sync_n signal to FPGA 1. The DAC37J84 operates in LINK0 only mode (single link) in all configurations.

Note: The FPGA 2 must be configured prior to connecting the wire that carries the sync_n signal to the HSMC breakout board header. Verify that the voltage at the targeted header pin is less than 1.8 V. Refer to the DAC37J84 datasheet for the absolute maximum rating of SYNC_N_AB pin.

DAC3XJ8XEVM Software Setup

The DAC3XJ8XEVM software configures the DAC37J84 device and LMK04828 clock generator for JESD204B link operation.

You need to configure the DAC and LMK04828 with the correct settings and sequence for the JESD204B link to operate at the targeted data rate and JESD204B link parameters. Follow these steps to set up the configuration via the DAC3XJ8XEVM graphical user interface (GUI):

- 1. Configure the FPGA.
- 2. In the Quick Start tab, select a value for DAC Data Input Rate, Number of SerDes Lanes, and Interpolation options to meet the settings as stated in Table 6. The DAC device clock is synonymous to the DAC Output Rate.
- 3. Click the 1. Program LMK04828 and DAC3XJ8X button.
- 4. In the DAC3XJ8X Controls tab, select the Clocking sub tab. For the SYNCing of Clock Dividers dropdown list, select Use all SYSREF pulses.
- 5. In the DAC3XJ8X Controls tab, select the JESD Block sub tab.
 - a. At the *Elastic Buffer* section, turn on the Match Char. checkbox.
 - b. At the Initialization Bits section, turn off the TX Does not allow lane syncing checkbox.
 - **c.** Change the K and RBD value accordingly. RBD value is K value minus 1. For example, when K = 32, set RBD = 31.
 - **d.** At the *Configuration for All Lanes* section, for the **SCR** drop-down list, select **SCRAMBLE ON** if scrambler is turned on at the JESD204B IP core. Select **SCRAMBLE OFF** if scrambler is turned off at the JESD204B IP core.
 - e. At the *Errors for SYNC Request and Reporting* section, under the **Link0 S** column, turn on the **Link** configuration error, 8b/10b not-in-table code error, and 8b/10b disparity error checkboxes. Optionally, you can turn off all the checkboxes under the **Link1 S R** columns.
- 6. In the LMK04828 Controls tab, select the SYSREF and SYNC sub tab.
 - **a.** At the FPGA Clock and SYSREF section, turn on the **HS** checkbox for DCLK Delay.
 - **b.** At the *SYSREF Configuration* section, change the **SYSREF Divider** value according to the mode and K value of the targeted operation:

Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report

- **a.** LMFS=148, K=16 and 32, SYSREF Divider=768
- **b.** LMFS=244, K=16 and 32, SYSREF Divider=512
- c. LMFS=4421, K=16 and 32, SYSREF Divider=256
- d. LMFS=8411, K=20, SYSREF Divider=80
- e. LMFS=8411, K=32, SYSREF Divider=128
- c. For the SYSREF Source drop-down list, select Normal SYNC.
- d. At the SYNC Configuration section, set the following:
 - a. For the SYNC Mode drop-down list, select Pin.
 - **b.** Turn off the **SYSREF SYNC Disable**, **DCLKout0 SYNC Disable**, and **DCLKout2 SYNC Disable** checkboxes.
 - c. Turn on the SYNC Pin Polarity checkbox. Then turn off this option.
 - d. Turn on the SYSREF SYNC Disable, DCLKout0 SYNC Disable, and DCLKout2 SYNC Disable checkboxes.
- e. At the SYSREF Configuration section, for the SYSREF Source drop-down list, select SYSREF Pulses.
- 7. In the Quick Start tab, click the 2. Reset DAC JESD Core button. Then, click the 3. Trigger LMK04828 SYSREF button

You can record steps 4 to 6 in a log file for future replay. Double-click the lower left corner (see Figure 3) of the software. A pop-up Status Log window is launched. Right click at the empty area and select "Clear Log" and close the pop-up window. Perform steps 4 to 6. Re-open the pop-up window and select the series of actions that are recorded. Right click at the empty area and save the selected actions into a file with .cfg extension. Use an editor to delete the read register records. Then transform the write register records into the format as indicated in the sample setup files that are included in the graphical user interface (GUI) installation. A sample configuration file for the LMF=841, K=32, RBD=31, SCR=1 is shown below.

```
DAC3XJ8X
0x51 0x00FF //enable sync request for link 0
0x54 0x0000 //disable sync request for link 1
0x55 0x0000 //disable error reporting for link 1
0x4F 0x1CC1 //turn on lane sync, match specific character 0x1C to start JESD buffering
0x4C 0x1F07 //K=32, L=8
0x4B 0x1E00 //RBD=31, F=1
0x4E 0x0F6F //SCR=1, HD=1
0x24 0x0010 //cdrvser_sysref_mode=use all sysref pulses
LMK04828
0x13A 0x00 //sysref divider=128
0x13B 0x80 //sysref divider=128
0x104 0x60 //half step for FPGA device clk
0x139 0x00 //set SYSREF_Mux to "Normal"
0x143 0x11 // trigger SYNC event using "Pin" mode
0x144 0x00 //enable syncing of all clock outputs
0x143 0x31 //toggle SYNC Pin Polarity bit
0x143 0x11 //toggle SYNC Pin Polarity bit
0x144 0xFF //disable syncing of all clock outputs
0x139 0x02 //set SYSREF_MUX to "Pulses"
```


The figures below show the examples of GUI setup for LMF = 841 configuration.



Figure 3: Quick Start Tab

DAC3XJ8X GUI le Debug Sett	tings Help	-	1	Theorem	
		DAC	3XJ8X GUI v	/1.0	
Quick Start	DAC3XJ8X Controls	LMK04828 Controls	Low Level View	Check ALARM	S USB Status 🧿 Reconnect USB ?
Ste	ep 1 - Choose Clock Mode St	ep 2 - Choose DAC Configurat	ion	Step 3 - Stats!	
	EVM Clocking Mode Onboard	DAC37J84 💌	terpolation	DAC Output Rate 1228.8 MSPS FPGA Clock 307.2 MHz	JESD204B Mode (LMFS) 8411 SerDes Linerate 12288 Mbps
	Step 4 - Program E Programming Or 1. Program LMK0 toggle DAC RE: program DAC3 2. Reset DAC JES 3. Trigger SYSRE	der: 14828, SETB Pin, XJ8X D Core D Core DAC RESET	U8X JESD 0		
	Quick Start Message				
ad Decister D/	AC3XJ8X.config108[0x6C] - [0x7	71 1/12/2011 11	:44:30 AM CONNE		TEXAS INSTRUMENT

Figure 4: DAC3XJ8X Controls Tab - Clocking





) Send Feedback

Figure 5: DAC3XJ8X Controls Tab - SERDES and Lane Configuration

			DAC	3XJ8X (GUI	v1.0				
uick Start DAC3XJ8	Controls	LMK04828 C	ontrols	Low Level	View	С	neck ALARMS	USB Status 🧿	Reconn	ect USB ?
Overview Clocking	SERDES a	ind Lane Config	guration	JESD BI	ock	Dig Block 1	Dig Block 2	Alarms an	d Errors	
Align Disabled Rate RX Sie Full Rate Termination Buswidt	Most appli adaptive e buswidth. alignment s Lane Com Enable the be mapped for examp input will b of the ILA Lane Co P RX0 RX1 RX2 RX3 RX4 RX4 RX4 RX5 RX6	configuration: cations will need offse qualization, AC couple Gain boost, hold EQ, C should be disabled or C offiguration: receivers that are beil to any JESD lane by 1 le "Map to Lane" for JE be go to JESD lane by 1 cerceived at RX pins. offiguration: SERDES Lanes N Invert? Lane ID Image: Complex structure I	d termination DR algorithm). Rate deper- ng used. An; setting the "h SD lane 0 w ane ID shoul JES	and 20-bit n, LOS and nds on the linerate y SERDES lane ca fap to Lane'' field, ill select which R>	• •		Equalizer, Sampler, Deserialize and FIFOs		Block	

Figure 6: DAC3XJ8X Controls Tab - JESD Block

🕸 DAC3XJ8X GUI						
File Debug Settings Help						
	DAC3XJ8X GUI v1.0					
Quick Start DAC3XJ8X Controls	LMK04828 Controls Low Level View Check ALARMS	USB Status 🥥 Reconnect USB ?				
Overview Clocking SERDES a	Id Lane Configuration JESD Block Dig Block 1 Dig Block 2	Alarms and Errors				
JESD Configuration:	Elastic Buffer C	Configuration for All Lanes				
First, set the "Configuration for All Lanes" and then configurations. These values should match the configuration, including Lane ID on the SERDES configuration error" will occur. Next, configure the ' errors that will trigger a SYNC request. Cenerally, a SYNC request. The currently encountered errors or "Alarms and Errors" page. After everything is confi- below. Initialization Bits OFF ♥ OFF ♥ Corp Control Control Control Control Control Control Initialization Bits Initialization Bits OFF ♥ OFF ♥ Control Control Control Control Control Control Init State Def P ♥ OFF ♥ Corp Control	guration in the transmitter ab, otherwise a "Link PIC lines and choose the lerrors should trigger a n be viewed on the ured, click "SYNC JESD" Control Lines and the should be Windth Char. Less than or equal to K. RBD Match what? CONTROL ♥ Control Lines and the should be windth Char. Lines that or sent. Otherwise, a specific (0x1C = /R/ char). Control Lines and the should be windth Char. Lines that or the should trigger the start (0x1C = /R/ char).	L M F K S 8 4 1 32 1 N V JESDV 16 16 JESD204B ♥ SUBCLASSV RES1 RES2 Subclass 1 ♥ 0 0 SCR HD SCRAMBLE ON ♥ ON ♥ Link0 Configuration DID BID ADJCNT PHADJ 0 0 0 0 ADJDIR CS CF Lane Skew 0 0 0 0 How is SYSREF used? Skip one pulse then use next ♥				
S R S R R = Enable Error Reporting		Link1 Configuration				
With-frame alignment error With-frame alignment error W Frame alignment error Link configuration error Elastic buff end char mismatch Code synchronization error Sb/10b not-in-table code error Sb/10b not-in-table code error Sb/10b not-in-table code error	SYNCB Steep	DID BID ADJCNT PHADJ 0 0 0 0 0 ADJDIR CS CF 0 0 0 How is SYSREF used? Skip one pulse then use next V				
Read Register: DAC3XJ8X.config75[0x4B] - [0x1Ei	0] 1/12/2011 11:44:30 AM E CONNECTED Idle	TEXAS INSTRUMENTS				



Figure 7: LMK04828 Controls Tab - SYSREF and SYNC

DAC3XJ8X GUI ile Debug Settings H	elp					
DAC3XJ8X GUI v1.0						
Quick Start DAC	3XJ8X Controls	MK04828 Controls	Low Level View	Check AL	ARMS USB Status	Reconnect USB ?
PLL1 Configuratio	n PLL2 Configura	ation SYSREF an	d SYNC Clock C	Dutputs		
SYSREF Configuration		Global DDLY SY	/NC Configuration			
SYSREF Source SYSREF Pulses	SYSREF Divider ▼ 128 🚖	DDLY Step Count	SYNC Mode		EF must be configured ering will work.	
SYSREF Block PD SYSREF PD SYSREF DDLY PD SYSREF Pulser PD	Pulse Count 8	SYSREF DDLY 8	SYSREF SYNC Disable DCLKout0 SYNC Disable DCLKout2 SYNC Disable DCLKout2 SYNC Disable	DCLKout8 SYNC I DCLKout10 SYNC I	Disable 🔽 Disable 🔽 🗧	SYNC Pin Polarity SYNC Enable SYNC until PLL2 DLD SYNC until PLL1 DLD
CLKout Delays						
CLKout 0 and 1 FPGA Clock & SYSREF	CLKout 2 and 3 DAC Clock & SYSREF	CLKout 4 and 5 Not Used	CLKout 6 and 7 SMP Clock Outputs	CLKout 8 and 9 Extra FMC Clocks	CLKout 10 and 11 Not Used	CLKout 12 and 13 Extra FMC Clocks
DCLK Delay Dynamic DDLY EN DCLK Continuous?	DCLK Delay Dynamic DDLY EN	DCLK Delay Dynamic DDLY EN	DCLK Delay Dynamic DDLY EN	DCLK Delay Dynamic DDLY EN	DCLK Delay Dynamic DDLY EN DCLK Continuous?	DCLK Delay Dynamic DDLY EN
HS #High #Low ▼ 5 ▼ 5 ▼	HS #High #Low	HS #High #Low	HS # High # Low	HS # High # Low	HS #High #Low	HS #High #Low
ADLY Input	ADLY Input	ADLY Input	ADLY Input	ADLY Input	ADLY Input	ADLY Input
Divider Only ADLY (ps) 500	Divider Only ADLY (ps) 500	Divider Only ADLY (ps) 500	Divider Only ADLY (ps) 500	Divider Only ADLY (ps) 500	Divider Only ADLY (ps) 500	Divider Only ADLY (ps) 500
SDCLK Delay HS ADLY EN DDLY ADLY (ps) 0 0	SDCLK Delay HS ADLY EN DDLY ADLY (ps) 0 0 0	SDCLK Delay HS ADLY EN DDLY ADLY (ps) 0 0 0	SDCLK Delay HS ADLY EN DDLY ADLY (ps) 0 0 0	SDCLK Delay HS ADLY EN DDLY ADLY (ps) 0 0 0	SDCLK Delay HS ADLY EN DDLY ADLY (ps) 0 0 0	SDCLK Delay HS ADLY EN DDLY ADLY (ps) 0 0 0
peration Successful.		1/12/2011 11:	44:30 AM CONNE	CTED	Idle 🕹	Texas Instruments



Figure 8: LMK04828 Controls Tab - Clock Outputs

Debug Settings He	p					
		DAC	3XJ8X GUI	v1.0		
uick Start DAC3	XJ8X Controls LI	MK04828 Controls	Low Level View	Check AL	ARMS USB Status	Reconnect USB ?
PLL1 Configuration	PLL2 Configura	ation SYSREF an	d SYNC Clock (Dutputs		
CLKout 0 and 1 FPGA Clock & SYSREF	CLKout 2 and 3 DAC Clock & SYSREF	CLKout 4 and 5 Not Used	CLKout 6 and 7 SMP Clock Outputs	CLKout 8 and 9 Extra FMC Clocks	CLKout 10 and 11 Not Used	CLKout 12 and 13 Extra FMC Clocks
Group Powerdown 📄 Output Drive Level 📄 Input Drive Level 📄	Group Powerdown Output Drive Level Input Drive Level	Group Powerdown 📝 Output Drive Level 🥅 Input Drive Level 🕅	Group Powerdown 📝 Output Drive Level 🕅 Input Drive Level 🗐	Group Powerdown 🗹 Output Drive Level 📄 Input Drive Level 📄	Group Powerdown 🔽 Output Drive Level 🕅 Input Drive Level 🗍	Group Powerdown Output Drive Level Input Drive Level
DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider
8 💌	2 💌	8 💌	24 💌	16 💌	8 🗸	8 💌
DCLK Source	DCLK Source	DCLK Source	DCLK Source	DCLK Source	DCLK Source	DCLK Source
Divider + DCC + HS 💌	Divider + DCC + HS 💌	Divider 💌	Divider 👻	Divider 💌	Divider 💌	Divider 💌
DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert
LVDS 💌	LVPECL 2000 mV	Powerdown 💌	Powerdown 💌	LVDS 🔹	Powerdown 💌	LVDS •
SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source
SYSREF 👻	SYSREF 💌	Device Clock 👻	SYSREF -	Device Clock 👻	Device Clock 👻	SYSREF 👻
SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert
LVDS	LCPECL 💌	Powerdown 💌	Powerdown 💌	LVDS 💌	Powerdown 💌	Powerdown 💌
SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State
Active/Active	Active/Active	Active/Active	Active/Active	Active/Active	Active/Active	Active/Active
SDCLKout PD	SDCLKout_PD	SDCLKout_PD	SDCLKout PD	SDCLKout PD	SDCLKout PD	SDCLKout PD
DCLKout_DDLY_PD	DCLKout_DDLY_PD	DCLKout_DDLY_PD	DCLKout_DDLY_PD	DCLKout_DDLY_PD	DCLKout_DDLY_PD	DCLKout_DDLY_PD
DCLKout_HSg_PD	DCLKout_HSg_PD 📝	DCLKout_HSg_PD	DCLKout_HSg_PD	DCLKout_HSg_PD 🔽	DCLKout_HSg_PD	DCLKout_HSg_PD
DCLKout_ADLYg_PD 📝	DCLKout_ADLYg_PD 📝	DCLKout_ADLYg_PD 🔽	DCLKout_ADLYg_PD 📝	DCLKout_ADLYg_PD 📝	DCLKout_ADLYg_PD 📝	DCLKout_ADLYg_PD 🔽
DCLKout_ADLY_PD 📝	DCLKout_ADLY_PD	DCLKout_ADLY_PD	DCLKout_ADLY_PD	DCLKout_ADLY_PD 🔽	DCLKout_ADLY_PD 📝	DCLKout_ADLY_PD 🔽

The LMK04828 clocks:

- CLKout0 supplies device clock to the FPGA.
- CLKout1 is configured as the SYSREF source for the FPGA.
- CLKout2 supplies device clock to the DAC.
- CLKout3 is configured as the SYSREF source for the DAC. •

To perform short transport layer test, you must properly set up the pattern checker at DAC transport layer according to the following steps:

- 1. Set bit 12 of the config2 register (address 0x02) to enable short transport layer checker. To do this, highlight the config2 register and check the bit 12 checkbox in the "DAC3XJ8X Controls > Low Level View" tab. Click the Write Register button to write the setting to the SPI interface of the DAC37J84.
- 2. Clear bits 8–15 of the config6 register (address 0x06) to disable the "Short Test Error" alarm mask. Clear the bits according to the respective active lanes (for example, bit 8 is for lane0, bit 15 is for lane 7). To do this, uncheck the Short Test Error checkboxes at the Alarm Masking section in the "DAC3XJ8X Controls > Alarms and Errors" tab.
- 3. Set the FPGA to output the corresponding test pattern, according to the parameter configuration listed in Table 6.
- 4. Check the result at bits 8–15 of the config109 register. To do this, press the Clear Alarms and Read button in the "DAC3XJ8X Controls > Alarms and Errors" tab and monitor the **Short Test Error** indicator.

Altera Corporation



Figure 9: DAC3XJ8X Controls Tab - Alarms and Errors

le Debug Settings Help										
DAC3XJ8X GUI v1.0										
Quick Start DAC3XJ8X Controls LMK04828 Controls Low Level View Check ALARMS USB Status Reconnect USB ?										
Overview	Clocking	SERDES a	nd Lane Configu	ration	JESD Bloc	ck Dig Blo	ock 1 Dig Bloc	k 2 Ala	rms and Errors	
Alarms and Errors: The DAC3XJ8X alarms are "sticky". Meaning that if an alarm occurs, it will constantly report that alarm until it is cleared. The alarms only have meaning when the DAC is configured and running properly. Click the "clear Alarms and Read" button to check the alarms. After the alarms have been cleared and proper operation observed, the "Read Alarms" button can be used to check if an alarm has occured. Only alarms on enabled RX lanes are valid. If "FIFO Read Error" or "FIFO Read Error" FIFO Read Error Alarm Mid-Levels DAC Alarm Mid-Levels DAC Elastic Buffer Match Error Stort Test Error Short Test Error ALARM Pin Alarm Output O O I I Short Test Error Short Test Error Short Test Error										
Alarm Maskir	na	00	00		Error Counting					
Alarm Masking Error Counting 0 1 2 3 Lane Number SYSREF Errors V V 0 1 2 3 6 7 PAP Alarm V V Lane Alarms 1 1 1 6 7 PLL Out of Lock V Short Test Error 1 1 1 1 1 1 RW0 Out of Lock LOS Detect Error V V V V 1										

Figure 10: Low Level View Tab

					DAC	:3XJ	BX	GUI v1.0		
uick Start	DAC3XJ8X	Controls	LMK04	4828 C	ontrols	Low L	.eve	l View	Check ALARMS USB Status	Reconnect USB ?
gister Map						-		Write Data	Register Data	Transfer Read to Write
lock / Register	Name	Address	Default	Mode	Size	Value		× 3002	_	
LMK0482								Write Register	RW	
DAC_RES DAC_F		0x00	0x1	w	1	0x1	Ξ	While Register	0 mem_sif_reset[1/1]	
DAC_P		0,000	UXI	vv	1	UXT		Write All	1 📝 📝 mem_twos[1/1]	
config0		0x00	0x0218	R/W	16	0x0218		Read Data	2 UNUSED	
config1		0x01	0x0000	R/W	16	0x0003		× 3002	3 UNUSED	
config2		0x02	0x2002	R/W	16	0x3002		× 3002	4 mem_nco_ena[1/1]	
config3		0x03	0xF080	R/W	16	0xA300		Read Register	5 mem_mixer_gain[1/1]	
config4		0x04 0x05	0x00FF 0xFF0D	R/W R/W	16 16	0xF0F0 0xFF07			6 🔲 🕅 mem_mixer_ena[1/1]	
config5 config6		0x05 0x06	0xFFFD 0xFFFF	R/W	16	0xF0FF		Read All	7 mem_sif4_ena[1/1]	
config7		0x00	0x0000	R/W	16	0x3100		Current Address	8 UNUSED	
config8		0x08	0x0000	R/W	16	0x0000		× 2	9 UNUSED	
config9	1	0x09	0x0000	R/W	16	0x0000		Note: Load		
config1		0x0A	0x0000	R/W	16	0x0000		Config will		
config1		0x0B	0x0000	R/W	16	0x0000		Overwrite all		
config1 config1		0x0C	0x0400 0x0400	R/W R/W	16 16	0x0400 0x0400		Registers.	12 w mem_shorttest_ena[1/1]	
config1		0x0D 0x0E	0x0400 0x0400	R/W	16	0x0400 0x0400			13 📝 📝 mem_zero_invalid_data[1/1]	
config1		0x0E	0x0400	R/W	16	0x0400		Load Config	14 mem_dac_bitwidth[1/2]	
config1		0x10	0x0000	R/W	16	0x0000	-	Save Config	15 mem_dac_bitwidth[2/2]	
gister Descrip	tion						_		L	
em_dac_bitwidth	1[15:14]						1	Block	Address Write Data	Read Data_Generic
etermines the bit	s width of the DAC.					=		DAC3XJ8X	▼ × 2 × 3002	× 3002
em_zero_invalid				opper to pre			1			

Hardware Checkout Methodology

The following section describes the test objectives, procedure, and the passing criteria.

The hardware checkout test covers the following areas:

- Transmitter data link layer
- Transmitter transport layer •
- Scrambling
- Deterministic latency (Subclass 1)

Transmitter Data Link Layer

This test area covers the test cases for code group synchronization (CGS) and initial lane alignment sequence (ILAS).

On link start up, the receiver issues a synchronization request and the transmitter transmits /K/ (K28.5) characters. The SignalTap II Logic Analyzer tool monitors the transmitter data link layer operation. The DAC3XJ8XEVM software GUI is used to monitor the receiver data link layer operation.



Code Group Synchronization (CGS)

Table 1: CGS Test Cases

Test Case	Objective	Description	Passing Criteria
CGS.1	Check that /K/ characters are transmitted when sync_n is asserted.	The following signals in < <i>ip_variant_name>_</i> inst_phy.v are tapped: • jesd204_tx_pcs_data[(L*32)-1:0] • jesd204_tx_pcs_kchar_data[(L*4)-1:0] ⁽²⁾ The following signals in < <i>ip_variant_name>.v</i> are tapped: • sync_n • jesd204_tx_int The txlink_clk is used as the SignalTap II sampling clock. Each lane is represented by 32-bit data bus in the jesd204_tx_pcs_data signal. The 32-bit data bus is divided into 4 octets. Check the following error in Alarm and Errors tab in the DAC3XJ8XEVM GUI: • Code Group Synch Error	 /K/ character or K28.5 (0xBC) is transmitted at each octet of the jesd204_tx_pcs_data bus when the receiver asserts the sync_n signal. The jesd204_tx_pcs_kchar_data signal is asserted whenever control characters like /K/ characters are transmitted. The jesd204_tx_int is deasserted if there is no error. The "Code Group Synch Error" in GUI is not asserted.
CGS.2	Check that /K/ characters are transmitted after sync_n is deasserted but before the start of multiframe.	<pre>The following signals in <ip_variant_name>_ inst_phy.v are tapped: jesd204_tx_pcs_data[(L*32)-1:0] jesd204_tx_pcs_kchar_data[(L*4)-1:0] ⁽²⁾ The following signals in <ip_variant_name>.v are tapped: sync_n tx_sysref jesd204_tx_int The txlink_clk is used as the SignalTap II sampling clock. Each lane is represented by 32-bit data bus in the jesd204_tx_pcs_data signal. The 32-bit data bus is divided into 4 octets. Check the following error in Alarm and Errors tab in the DAC3XJ8XEVM GUI: 8b/10b Not-in-Table Error 8b/10b Disparity Error</ip_variant_name></ip_variant_name></pre>	 The /K/ character transmission continues for at least 1 frame plus 9 octets. The sync_n and jesd204_tx_int signals are deasserted. The "8b/10b Not-in-Table Error" and "8b/10b Disparity Error" in GUI are not asserted.

⁽²⁾ L is the number of lanes.

Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report

Initial Lane Alignment Sequence (ILAS)

Table 2: ILAS Test Cases

Test Case	Objective	Description	Passing Criteria
II.A.1	Check that /R/ and /A/ characters are transmitted at the beginning and end of each multiframe. Verify that four multiframes are transmitted in ILAS phase and receiver detects the initial lane alignment sequence correctly.	<pre>The following signals in <ip_variant_name>_ inst_phy.v are tapped: jesd204_tx_pcs_data[(L*32)-1:0] jesd204_rx_pcs_kchar_data[(L*4)-1:0] ⁽³⁾ The following signals in <ip_variant_name>.v are tapped: sync_n jesd204_tx_int The txlink_clk is used as the SignalTap II sampling clock. Each lane is represented by 32-bit data bus in the jesd204_tx_pcs_data signal. The 32-bit data bus is divided into 4 octets. Check the following error in "Alarm and Errors" tab in the DAC3XJ8XEVM GUI: Frame Alignment Error Multiframe Alignment Error</ip_variant_name></ip_variant_name></pre>	 The /R/ character or K28.0 (0x1C) is transmitted at the jesd204_tx_pcs_data bus to mark the beginning of multiframe. The /A/ character or K28.3 (0x7C) is transmitted at the jesd204_tx_pcs_data bus to mark the end of each multiframe. The sync_n and jesd204_tx_ int signals are deasserted. The jesd204_tx_pcs_kchar_ data signal is asserted whenever control characters like /K/, /R/, /Q/ or /A/ characters are transmitted. The "Frame Alignment Error" and "Multiframe Alignment Error" in the GUI are not asserted.



⁽³⁾ L is the number of lanes.

19-05			
Test Case	Objective	Description	Passing Criteria
ILA2	Check the JESD204B configuration parameters are transmitted in the second multiframe.	The following signals in < <i>ip_variant_name>_</i> inst_phy.v are tapped: • jesd204_tx_pcs_data[(L*32)-1:0] ⁽³⁾ The following signal in < <i>ip_variant_name>.v</i> is tapped: • jesd204_tx_int The txlink_clk is used as the SignalTap II sampling clock. The system console accesses the following registers: • ilas_data0 • ilas_data1 • ilas_data2 • ilas_data5 The content of 14 configuration octets in the second multiframe is stored in these 32-bit registers - ilas_data5. Check the following error in "Alarm and Errors" tab in the DAC3XJ8XEVM GUI: • Link Configuration Error	 The /R/ character is followed by /Q/ character or K28.4 (0x9C) in the jesd204_tx_ pcs_data bus at the beginning of second multiframe. The JESD204B parameters read from ilas_data0, ilas_data1, ilas_data2, ilas_data4, and ilas_ data5 registers are the same as the parameters set in the JESD204B MegaCore function Qsys parameter editor. The jesd204_tx_int signal is deasserted if there is no error. The "Link Configuration Error" in the GUI is not asserted.
ILA3	Check the constant pattern of transmitted user data after the end of 4th multiframes. Verify that the receiver success- fully enters user data phase.	 The following signals in <<i>ip_variant_name>_</i> <i>inst_phy.v</i> are tapped: <i>jesd204_tx_pcs_data[(L*32)-1:0]</i> The following signal in <<i>ip_variant_name>.v</i> <i>is tapped:</i> <i>jesd204_tx_int</i> The txlink_clk is used as the SignalTap II sampling clock. The system console accesses the tx_err register. Check the following errors in the Alarm and Errors tab in the DAC3XJ8XEVM GUI: Elastic Buffer Overflow Elastic Buffer Match Error 	 When scrambler is turned off, the first user data is transmitted after the last /A/ character, which marks the end of the 4th multiframe transmitted. ⁽⁴⁾ The jesd204_tx_int signal is deasserted if there is no error. Bits 2 and 3 of the tx_err register are not set to "1". The "Elastic Buffer Overflow" and "Elastic Buffer Match Error" in the GUI are not asserted.

⁽⁴⁾ When scrambler is turned on, your data pattern cannot be recognized after the 4th multiframe in ILAS phase.

Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report

Altera Corporation

C


Transmitter Transport Layer

To verify the data integrity of the payload data stream through the TX JESD204B MegaCore function and transport layer, the DAC JESD core is configured to check short transport layer test pattern that is transmitted from FPGA test pattern generator. The DAC JESD core checks the short transport layer test patterns based on F = 1, 2, 4 or 8 configuration. Refer to **Table 6** for the short transport layer test pattern configuration. The short test pattern has a duration of one frame period and is repeated continuously for the duration of the test.

To verify that data from the FPGA digital domain is successfully sent to the DAC analog domain, the FPGA is configured to generate a sine wave. Connect an oscilloscope to observe the waveform at the DAC analog channels.

Figure 11: Data Integrity Check Using DAC Short Transport Layer Pattern Checker

This figure shows the conceptual test setup for short transport layer data integrity checking.



The SignalTap II Logic Analyzer tool monitors the operation of the TX transport layer.



Table 3: Transport Layer Test Cases

Test Case	Objective	Description	Passing Criteria
TL.1	Check the transport layer mapping using short transport layer test pattern as specified in the parameter configuration.	 The following signals in altera_jesd204_ transport_tx_top.sv are tapped: jesd204_tx_data_valid jesd204_tx_data_ready The following signal in jesd204b_ed.sv is tapped: jesd204_tx_int The txframe_clk is used as the SignalTap II sampling clock. ⁽⁵⁾ Check the following error in "Alarm and Errors" tab in the DAC3XJ8XEVM GUI: Short Test Error 	 The jesd204_tx_data_ready and jesd204_tx_data_valid signals are asserted. The "Short Test Error" is not asserted.
TL.2	Verify the data transfer from digital to analog domain.	Enable sine wave generator in the FPGA and observe the DAC analog channel output on the oscilloscope.	A monotone sine wave is observed on the oscilloscope.

Scrambling

With descrambler enabled, the short transport layer test pattern checker at the DAC JESD core checks the data integrity of scrambler in the FPGA.

The SignalTap II Logic Analyzer tool monitors the operation of the TX transport layer.

Table 4: Descrambler Test Cases

Test Case	Objective	Description	Passing Criteria
SCR.1	Check the functionality of the scrambler using short transport layer test pattern as specified in the parameter configuration.	 Enable descrambler at the DAC JESD core and scrambler at the TX JESD204B MegaCore function. The signals that are tapped in this test case are similar to test case TL.1 Check the following error in "Alarm and Errors" tab in the DAC3XJ8XEVM GUI: Short Test Error 	and jesd204_tx_data_valid signals are asserted.

⁽⁵⁾ For LMF=148 configuration, the txlink_clk signal is used as the SignalTap II sampling clock as the txlink_ clk frequency is two times of the txframe_clk frequency.


Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report

Test Case	Objective	Description	Passing Criteria
SCR.2	Verify the data transfer from digital to analog domain.	Enable descrambler at the DAC JESD core and scrambler at the TX JESD204B MegaCore function. Enable sine wave generator in the FPGA and observe the DAC analog channel output on the oscilloscope.	A monotone sine wave is observed on the oscilloscope.

Deterministic Latency (Subclass 1)

Figure below shows a block diagram of the deterministic latency test setup. The LMK04828 clock generator provides periodic SYSREF pulses for both the DAC37J84 and JESD204B MegaCore function. The period of SYSREF pulses is configured to 2 Local Multi Frame Clocks (LMFC). The SYSREF pulse restarts the LMF counter and realigns it to the LMFC boundary.

Figure 12: Deterministic Latency Test Setup Block Diagram



The FPGA generates a 16-bit digital sample with a value of 8000 hexadecimal number at the transport layer. The most significant bit of this digital sample has a logic 1 and this bit is pin out at FPGA 1. This bit is transmitted to FPGA 2, which passes this signal to the HSMC breakout board header. This bit is probed at oscilloscope channel 1. The DAC analog channel is probed at oscilloscope channel 2. With two's complement value of 8000h, a pulse with the amplitude of negative full range is expected at DAC analog channel 1. The time difference between the pulses at channel 1 (t0) and channel 2 (t1) is measured. This is the total latency of the JESD204B link, the DAC digital blocks, and analog channel.



Table 5: Deterministic Latency Test Cases

Test Case	Objective	Description	Passing Criteria
DL.1	Measure the total latency.	Measure the time difference between the rising edge of pulses at oscilloscope channel 1 and 2.	The latency should be consistent.
DL.2	Re-measure the total latency after DAC power cycle and FPGA reconfiguration.		The latency should be consistent.

JESD204B MegaCore Function and DAC Configurations

The JESD204B MegaCore function parameters (L, M and F) in this hardware checkout are natively supported by the DAC37J84 device and Quick Start tab of DAC3XJ8XEVM GUI. The transceiver data rate, device clock frequency, and other JESD204B parameters comply with the DAC37J84 operating conditions.

The hardware checkout testing implements the JESD204B MegaCore function with the following parameter configuration.

Configuration	Setting	Setting	Setting	Setting
LMF	148	244	442	841
HD	0	0	0	1
S	1	1	1	1
N	16	16	16	16
N'	16	16	16	16
CS	0	0	0	0
CF	0	0	0	0
Subclass	1	1	1	1
DAC Interpolation	8	4	2	1
DAC Device Clock (MHz)	983.04	1228.8	1228.8	1228.8
DAC Data Input Rate (MSPS)	122.88	307.2	614.4	1228.8
FPGA Device Clock (MHz) ⁽⁶⁾	245.76	307.2	307.2	307.2

Table 6: Parameter Configuration

⁽⁶⁾ The device clock is used to clock the transceiver.

Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report

Configuration	Setting	Setting	Setting	Setting
FPGA Management Clock (MHz)	100	100	100	100
FPGA Frame Clock (MHz) ⁽⁷⁾	122.88	307.2	307.2	307.2
FPGA Link Clock (MHz) ⁽⁷⁾	245.76	307.2	307.2	307.2
FPGA TX PHY Mode ⁽⁸⁾	Bonded	Bonded Bonded		Non-bonded
PCS Option ⁽⁹⁾	Hard PCS	Soft PCS	Soft PCS	Soft PCS
Character Replacement	Enabled	Enabled	Enabled	Enabled
Test Data Pattern	 (0xF1, 0xE2, 0xD3, 0xC4, 0xB5, 0xA6, 0x97, 0x80) ⁽¹⁰⁾ Sine ⁽¹¹⁾ Single pulse ⁽¹²⁾ 	 (0xF1, 0xE2,0xD3, 0xC4) (10) Sine (11) Single pulse (12) 	 (0xF1, 0xE2) Sine ⁽¹¹⁾ Single pulse ⁽¹²⁾ 	 (0xF1) (10) Sine (11) Single pulse (12)

Test Results

The following table contains the possible results and their definition.

Table 7: Results Definition

Result	Definition
PASS	The Device Under Test (DUT) was observed to exhibit conformant behavior.
PASS with comments	The DUT was observed to exhibit conformant behavior. However, an additional explanation of the situation is included, such as due to time limitations only a portion of the testing was performed.
FAIL	The DUT was observed to exhibit non-conformant behavior.
Warning	The DUT was observed to exhibit behavior that is not recommended.

(7) The FPGA frame clock and link clock for LMF=244, 442, and 841 modes are sourced directly from the FPGA device clock (LMK04828 clock channel CLKout0). For LMF=148 mode, the link clock is sourced directly from the FPGA device clock, while the frame clock is sourced from the LMK04828 clock channel CLKout12 through the FMC connector.

⁽⁸⁾ The ATX PLL is used in the JESD204B IP core. The TX PHY mode selected is compatible with the transceiver channel placement rules in the Quartus II software.

⁽⁹⁾ A data rate beyond 12200 Mbps requires a soft PCS to be enabled in the JESD204B MegaCore function.

⁽¹⁰⁾ Each frame clock cycle consists of the test pattern in parentheses. Refer to JESD204B specification section 5.1.6.2 for short transport layer test pattern definition.

⁽¹¹⁾ Sine wave pattern is used in TL.2 and SCR.2 test cases to verify that pattern generated in the FPGA transport layer is transmitted by DAC analog channel.

⁽¹²⁾ Single pulse pattern is used in deterministic latency measurement test cases DL.1 and DL.2 only.

Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report



21

Result	Definition
Refer to comments	From the observations, a valid pass or fail could not be determined. An additional explanation of the situation is included.

The following table shows the results for test cases CGS.1, CGS.2, ILA.1, ILA.2, ILA.3, TL.1, TL.2, SCR.1 and SCR.2 with different values of L, M, F, SCR, K, data rate, DAC output rate, FPGA link clock and sysref pulse frequency.

Table 8: Test Results

Test	L	М	F	SCR	К	Data rate (Mbps)	DAC Output Rate (MSPS)	FPGA Link Clock (MHz)	Sysref Pulse Frequency (MHz)	Result
1	1	4	8	0	16	9830.4	983.04	245.76	3.84	Pass with comments
2	1	4	8	1	16	9830.4	983.04	245.76	3.84	Pass with comments
3	1	4	8	0	32	9830.4	983.04	245.76	3.84	Pass with comments
4	1	4	8	1	32	9830.4	983.04	245.76	3.84	Pass with comments
5	2	4	4	0	16	12288	1228.8	307.2	9.6	Pass with comments
6	2	4	4	1	16	12288	1228.8	307.2	9.6	Pass with comments
7	2	4	4	0	32	12288	1228.8	307.2	4.8	Pass with comments
8	2	4	4	1	32	12288	1228.8	307.2	4.8	Pass with comments
9	4	4	2	0	16	12288	1228.8	307.2	19.2	Pass with comments
10	4	4	2	1	16	12288	1228.8	307.2	19.2	Pass with comments
11	4	4	2	0	32	12288	1228.8	307.2	9.6	Pass with comments
12	4	4	2	1	32	12288	1228.8	307.2	9.6	Pass with comments
13	8	4	1	0	20	12288	1228.8	307.2	20.48	Pass with comments
14	8	4	1	1	20	12288	1228.8	307.2	20.48	Pass with comments
15	8	4	1	0	32	12288	1228.8	307.2	19.2	Pass with comments
16	8	4	1	1	32	12288	1228.8	307.2	19.2	Pass with comments


Table 9: Test Results For Deterministic Latency

Test	L	М	F	SCR	K	RBD ⁽¹³⁾	Data rate (Mbps)	DAC Output Rate (MSPS)	FPGA Link Clock (MHz)	Total Latency Result
DL.1	1	4	8	1	32	31	9830.4	983.04	245.76	Pass, ~810.8-811.2 ns
DL.2	1	4	8	1	32	31	9830.4	983.04	245.76	Pass, 810.9-811.3 ns
DL.1	2	4	4	1	32	31	12288	1228.8	307.2	Pass, ~684-688 ns
DL.2	2	4	4	1	32	31	12288	1228.8	307.2	Pass, ~684-688 ns
DL.1	4	4	2	1	32	31	12288	1228.8	307.2	Pass, ~278-281 ns
DL.2	4	4	2	1	32	31	12288	1228.8	307.2	Pass, ~278-281 ns
DL.1	8	4	1	1	32	31	12288	1228.8	307.2	Pass, ~213-220 ns
DL.2	8	4	1	1	32	31	12288	1228.8	307.2	Pass, ~213-220 ns

Figure 9 shows the results of the alarm and error checking at DAC3XJ8XEVM GUI for LMF = 841 configuration. No link initialization alarm or error is reported.

Figure 13: Sine wave at DAC analog channel output

Figure shows the sine wave output from DAC analog channel.




Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report



⁽¹³⁾ Set the RBD value in the DAC3XJ8XEVM GUI.

Figure 14: Deterministic Latency Measurement For LMF = 442 Configuration

Figure shows the time difference between pulses in deterministic latency measurement for LMF = 442 configuration.



Test Result Comments

In each test case, the TX JESD204B IP core successfully initializes from CGS phase, ILA phase, and until user data phase. The jesd204_tx_int signal is asserted because the DAC deasserts sync_n initially and then asserts sync_n for a duration of more than 5 frames plus 9 octets. The sync_reinit_req bit of tx_err register (bit 4) is set. Since there is no register available at the DAC to set the initial logic level of sync_n signal, the jesd204_tx_int signal is asserted during link initialization. There is no other error bit being set in the tx_err register throughout CGS.2 and ILAS.1- 3 test cases. Other than the TX interrupt, the behavior of the TX JESD204B IP core meets the passing criteria. To clear the interrupt, write "1" to tx_err (bit 4) register. From the "DAC3XJ8X Controls > Alarms and Errors" tab in DAC3XJ8XEVM GUI, no error pertaining to RX JESD204B IP core is reported.

For LMF=148 configuration, 9.8304Gbps is the highest data rate achievable using the EVM on-board clocking mode; the period of SYSREF pulses for K=32 configuration needs to be 1 LMFC in order to get a stable link initialization.

No data integrity issue is observed from the short transport layer test pattern checkers at DAC JESD core. Sine wave is observed at all four analog channels when sine wave generators in FPGA are enabled.

In the deterministic latency measurement, consistent total latency is observed across the JESD204B link and DAC analog channels.

Document Revision History

Date	Version	Changes
September 2014	2014.09.05	Initial release.

```
Altera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report
```

Altera Corporation

How to Contact Altera

Table 10: How to Contact Altera

To locate the most up-to-date information about Altera products, refer to this table. You can also contact your local Altera sales office or sales representative.

Contact	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
reenneartranning	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Nontechnical support: general	Email	nacomp@altera.com
Nontechnical support: software licensing	Email	authorization@altera.com



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated