EVM IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation kit being sold by TI is intended for use for ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY and is not considered by TI to be fit for commercial use. As such, the goods being provided may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety measures typically found in the end product incorporating the goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may not meet the technical requirements of the directive.

Should this evaluation kit not meet the specifications indicated in the EVM User’s Guide, the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Please be aware that the products received may not be regulatory compliant or agency certified (FCC, UL, CE, etc.). Due to the open construction of the product, it is the user’s responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the EVM User’s Guide and, specifically, the EVM Warnings and Restrictions notice in the EVM User’s Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact the TI application engineer.

Persons handling the product must have electronics training and observe good laboratory practice standards.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated
DYNAMIC WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the maximum input voltage ranges specified.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User’s Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 50°C. The EVM is designed to operate properly with certain components above 50°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User’s Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated
UCC39002 Advanced Load-Share Controller User’s Guide, HPA027A

Lisa Dinwoodie

System Power

ABSTRACT

The UCC39002 is an advanced, high-performance load-share controller that provides all the necessary functions to parallel multiple independent power supplies or dc-to-dc modules. This load-share circuit is based upon the automatic master/slave architecture utilized in the UC3902 and the UC3907 load-share controllers providing better than 1% current-share error between the modules at full load.

Contents

1 Introduction .................................................................................................................................................. 4
2 Caution ..................................................................................................................................................... 4
3 Applications .............................................................................................................................................. 5
4 Features ................................................................................................................................................... 5
5 Schematic ................................................................................................................................................ 5
6 Design Procedure .................................................................................................................................... 7
7 List of Materials ....................................................................................................................................... 11
8 Board Layout .......................................................................................................................................... 12
9 Connection Diagram ............................................................................................................................... 14
10 Conclusion .............................................................................................................................................. 15
11 References ............................................................................................................................................. 15
12 Appendix .............................................................................................................................................. 16

1 Introduction

The UCC39002 load-share controller allows accurate current sharing between paralleled power modules. The evaluation module provides an optimum layout to parallel up to three modules on a board in which most of the reference designators are unpopulated. This user’s guide will facilitate component selection for the modules to be current shared. Component values are dependent upon the specific power modules and must be calculated for each load-share system.

2 Caution

Dependent upon the power modules being paralleled, there may be high voltages present on this EVM. Some components under maximum power may be hot. Precautions should be taken. The maximum load current for this evaluation board is recommended to be 10 A from each module being paralleled. Due to the absolute maximum voltage ratings of the current sense amplifier inputs and the adjust pin input, this evaluation module is limited to use with converters whose output voltages do not exceed 15 V.
3 **Applications**

This user’s guide will enable the user to select components to successfully parallel power modules that have the following features:

- Remote sense
- Output voltages greater than 1 V, but less than 15 V
- An output stage that sources output current only, allowing for paralleling of converters and ensuring one converter does not sink current from another converter.
- Available minimum 5-V bus for controller bias voltage, or use of the output voltage of the modules for bias when the output of the modules is between 5 V and 15 V.

4 **Features**

- High accuracy, better than 1% current-share error at full load
- High-side current sensing
- Ultra-low offset current sense amplifier
- Single wire load-share bus
- Intel® SSI load-share specification compliant
- Disconnect from load-share bus at stand-by
- Load-share bus protection against shorts to GND or to the supply rail
- 8-pin MSOP package option minimizes board space
- External or internal bias selection
- External shutdown switch for each module

5 **Schematic**

A schematic of a typical load-share design, where the outputs of three modules are being shared, is shown in Figure 1. Note that one load-share controller is required for each module and the circuits are identical when three identical modules are used. Terminals J1 and J2 are connected to the +VOUT and −VOUT, respectively, of the first power module. Terminals J3, J4, J5, and J6 correspond to the other two modules positive and negative output pins. Terminal J7 connects the positive output bus to the load and J8 connects the negative output to the load.

The UCC39002 load share controllers require a minimum bias voltage of 4.575 V to ensure enabling the load share bus. Note the maximum bias voltage for this design is 15 V. This enables the under voltage lockout/bias ok internal circuitry of the UCC39002 without exceeding the absolute maximum voltage rating of the current sense amplifier inputs and the adjust pin. Modules that have an output voltage of less than 5 V will require external biasing for the load share controllers: jumpers JP1 through JP3 should be shorted to the EXT. position and an external 5-V supply can be used as bias at the terminal block labeled EXTERNAL BIAS. Otherwise, the controllers should be biased from the modules’ output bus voltage by shorting these jumpers to the INT. position. Note that the voltage on the current sense input pins and the adjust pin must be equal to or less than the bias voltage on VDD.

Terminal blocks TB1 through TB3 connect to the sense lines from each module. For remote sensing, JP4 and JP5 are left open and remote sense leads from the load are connected to the terminal block labeled REMOTE SENSE. For local voltage sensing, simply jumper JP4 and JP5. This connects the sense lines from the modules to the load terminals on the evaluation board through dedicated, low noise, low current traces.
The available evaluation boards come pre-populated with the load share controllers, VDD decoupling capacitors, and components for external controller shut down. This circuitry is shown in Figure 1 as U1, C5, Q1, R1, and R4 for the first module, U2, C7, Q2, R2, R5 for the second, and U3, C9, Q3, R3, and R6 for the third. By applying a 2-V signal onto the SD terminal of any of the three modules, the 2N7002 transistor is turned on, shorting CS+ to ground, resulting in that module’s disconnect feature to be enabled. With the disconnect feature enabled, the UCC39002 disconnects itself from the load share bus and its adjust current is zero.

Figure 1. UCC39002 Load-Share Schematic
6 Design Procedure

The following is a step-by-step design procedure on how to determine the appropriate components to parallel power modules for load sharing. The user’s guide is stated for the first module and the circuit is repeated for each of the remaining two modules.

In order to accurately current share between power modules, specific parameters must be known:

- \( V_{OUT} \) = nominal output voltage of the modules to be paralleled
- \( I_{OUT(\text{max})} \) = maximum output current of each module to be paralleled
- \( \Delta V_{\text{ADJ(\max)}} \) = maximum voltage adjustment range of the power module to be paralleled
- \( N \) = number of modules to be paralleled
- \( VDD \) = bias voltage for the UCC39002 controllers
- The transfer function of the power modules between their positive voltage sense and power output terminals.

6.1 Measuring the Module’s Unity Gain Crossover Frequency

Power modules usually have a very low bandwidth to ensure proper operation with a variety of loads. The transfer function is determined using a network analyzer and injecting a small signal across a 20-Ω to 50-Ω resistor placed between the positive sense terminal and the positive voltage output terminal as shown in Figure 2. The resultant bode plot will show the dc gain and the unity gain crossover frequency of the module. Expect the module’s crossover frequency to be within the range from 10 Hz to 30 kHz. The desired crossover frequency for the load-share loop is set well before the crossover frequency of the modules. This is accomplished by adding a zero to the compensation of the transconductance error amplifier as described in the error amplifier section. The unity gain crossover frequency is unique to the specific module and must be measured for each module type.

![Figure 2. Measuring the Unity Gain Crossover Frequency](image-url)
6.2 Choosing the Sense Resistor

The primary concern in the selection of the sense resistor, \( R_{SENSE} \), is to ensure that the sum of the voltage drops across the resistor and the parasitic wire impedances, at maximum module output current, is significantly less than the output voltage adjustment range of the modules, otherwise there would be no room for output voltage adjustment.

\[
I_{OUT(max)} \times R_{SENSE} < < \Delta V_{ADJ(max)}
\]  

(1)

Other limitations for the sense resistor are the desired minimum power dissipation and available component ratings. The board provided has space for two 1-W 2512 resistors in parallel to be used for current sensing, as shown by R10 and R11 in Figure 1.

6.3 Setting the Gain of the Current Sense Amplifier

The gain of the current-sense amplifier (CSA) is configured by adding compensation components between the inverting input to the amplifier, \( CS^- \), and the current sense amplifier output, \( CSO \), of the load-share device. The maximum voltage at the \( CSO \) pin, \( V_{CSO(max)} \), is limited by the saturation voltage of the internal current sense amplifier and must be at least two volts less than \( VDD \).

\[
V_{CSO(max)} < VDD - 2V
\]  

(2)

Referring to Figure 1, the CSA gain, \( A_{CSA} \), is equal to:

\[
A_{CSA} = \left( \frac{R22}{R19} \right) = \frac{V_{CSO}}{\left( R_{SENSE} \times I_{OUT(max)} \right)}
\]  

(3)
A **high-frequency pole**, \( f_{\text{POLE}} \), configured with \( C_4 \), should be added for noise filtering.

\[
C_4 = \frac{1}{2 \pi R_{22} f_{\text{POLE}}}
\]  

(4)

The total impedance at CS− must be mirrored at the non-inverting input, CS+, of the differential amplifier, as shown by R7, R16, and C1 in Figure 1.

The CSA output voltage, \( V_{CSO} \), serves as the input to the internal unity gain LS bus driver. The module with the highest output voltage will forward bias the internal diode located at the output of the LS bus driver and determine the voltage on the load-share bus on the LS pin, \( V_{LS} \), making this module the master. This load-share bus acts as a communication port between the paralleled modules. The LS pin is bi-directional. By forward biasing the internal diode, the master sets the LS bus voltage based upon the voltage across its current sense resistor. Because the internal diode is reverse biased on the other modules, referred to as the slaves, the LS voltage is used as the non-inverting input to the internal LS bus receiver. The master transmits the voltage signal to the slave modules so they can compare their voltages across their own current sense resistors with that of the master module. The slave modules represent a load on the bias current, \( I_{VDD} \), of the master module due to the internal 100-k\( \Omega \) resistor at the LS pin. This increase in supply current for the master module is equal to:

\[
\Delta I_{VDD} = N \left( \frac{V_{LS}}{100 \, \text{k}\Omega} \right)
\]  

(5)

where \( N \) is equal to the number of paralleled modules.

### 6.4 Determining \( R_{\text{ADJUST}} \)

The Sense+ terminal of the module is connected to the ADJ pin of the load-share controller. By placing a resistor, \( R_{25} \) in Figure 1, between this ADJ pin and the load, an artificial Sense+ voltage is created from the voltage drop across \( R_{\text{ADJUST}} \) due to the current sunk by the internal NPN transistor. The voltage at the ADJ pin must be maintained at approximately 1 V above the voltage at the EAO pin. This is necessary in order to keep the transistor at the output of the internal adjust amplifier from saturating. To fulfill this requirement, \( R_{\text{ADJUST}} \) can be calculated using the following equation:

\[
R_{\text{ADJUST}} \geq \frac{\left[ \Delta V_{\text{ADJ(max)}} - \left( I_{\text{OUT(max)}} \times R_{\text{SENSE}} \right) \right] \times 500 \, \Omega}{V_{\text{OUT}} - \left( \Delta V_{\text{ADJ(max)}} - \left( I_{\text{OUT(max)}} \times R_{\text{SENSE}} \right) \right) - 1 \, \text{V}}
\]  

(6)

Also needed for consideration is the actual adjust pin current. The maximum sink current for the ADJ pin, \( I_{\text{ADJ(max)}} \), is 6 mA as determined by the internal 500-\( \Omega \) emitter resistor and 3-V clamp. The value of adjust resistor, \( R_{\text{ADJUST}} \), is based upon the maximum adjustment range of the module, \( \Delta V_{\text{ADJ(max)}} \). This adjust resistor is determined using the following formula:

\[
R_{\text{ADJUST}} \geq \frac{\left[ \Delta V_{\text{ADJ(max)}} - \left( I_{\text{OUT(max)}} \times R_{\text{SENSE}} \right) \right]}{I_{\text{ADJ(max)}}}
\]  

(7)

By selecting a resistor that meets both of these minimum requirements, the ADJ pin will be at least 1 V greater than the EAO voltage and the adjust pin sink current will not exceed its 6 mA maximum.
6.5 Error Amplifier Compensation

The total load-share loop must be configured for a unity gain crossover frequency well before the crossover frequency of the module, $f_{CO_{module}}$, as measured in Figure 2 and shown in Figure 3. This is accomplished by placing a zero in the error amplifier compensation at least one decade before the module’s crossover frequency. Compensation of the transconductance error amplifier is done by placing the compensation resistor, $R_{EAO}$, shown as R30 in Figure 1, and capacitor, $C_{EAO}$, shown as C12 in Figure 1, between EAO and GND. The values of these components are determined by the following loop gain equation:

$$C_{EAO} = \left( \frac{G_m}{2 \times \pi \times f_{ZERO}} \right) \times A_{CSA} \times A_V \times A_{ADJ} \times A_{PWR(fco)}$$

(8)

Where:

1. $G_m$ is the transconductance of the error amplifier, typically 14 mS,
2. $f_{ZERO}$ is equal to the desired frequency in Hz of the zero to be added to the load-share loop, maximum zero frequency will be equal to $\frac{f_{CO_{module}}}{10}$,
3. $A_{CSA}$ equals $R_{22}/R_{19}$,
4. $A_V$ is the voltage gain, equal to $\frac{R_{SENSE}}{R_{LOAD}}$,
5. $A_{ADJ}$ is the gain associated with the adjust amplifier, equal to $\frac{R_{ADJUST}}{500 \ \Omega}$,
6. $A_{PWR(fco)}$ is the measured gain of the power module at the desired inserted zero frequency, read from Figure 3 and converted from dB to V/V.

The calculated capacitor value will most likely be very large due to the low frequency of the zero. The actual available capacitor used will undoubtedly be of a lower value and this must be taken into consideration when determining the compensation resistor. Once the $C_{EAO}$ capacitor is determined, $R_{EAO}$ is selected to achieve the desired loop response:

$$R_{EAO} = \frac{1}{\left( 2 \times \pi \times C_{EAO(\text{actual value used})} \times f_{ZERO} \right)}$$

(9)
# List of Materials

<table>
<thead>
<tr>
<th>REFERENCE</th>
<th>QTY</th>
<th>DESCRIPTION</th>
<th>MANUFACTURER</th>
<th>PART NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1, C2, C3, C4, C6, C8</td>
<td>6</td>
<td>Capacitor, ceramic, X5R or better, CSA compensation, 0805</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>C10, C11, C12</td>
<td>3</td>
<td>Capacitor, ceramic, X5R or better, EA compensation, 1210</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>C5, C7, C9</td>
<td>3</td>
<td>Capacitor, ceramic, 0.47 µF, 25 V, X7R, ±10%, 0805</td>
<td>TDK Corporation</td>
<td>C2012X7R1E474K</td>
</tr>
<tr>
<td>Q1, Q2, Q3</td>
<td>3</td>
<td>MOSFET, N-channel, 60 V, 115 mA, 1.2 Ω, SOT23</td>
<td>Vishay–Liteon</td>
<td>2N7002DICT</td>
</tr>
<tr>
<td>R1, R2, R3</td>
<td>3</td>
<td>Resistor, chip, 47 kΩ, 1/10 W, ±5%, 0805</td>
<td>Panasonic – ECG</td>
<td>ERJ–6GEYJ473V</td>
</tr>
<tr>
<td>R4, R5, R6,</td>
<td>3</td>
<td>Resistor, chip, 1 kΩ, 1/10 W, ±5%, 0805</td>
<td>Panasonic – ECG</td>
<td>ERJ–6GEYJ102V</td>
</tr>
<tr>
<td>R7, R8, R9, R19, R20, R21</td>
<td>6</td>
<td>Resistor, chip, 1/10 W or better, ±5% or better, CSA compensation, 0805</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>R10, R11, R12, R13, R14, R15</td>
<td>6</td>
<td>Resistor, chip, 1 W, ±5% or better, current sense, 2512</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>R16, R17, R18, R22, R23, R24</td>
<td>6</td>
<td>Resistor, chip, 1/10 W or better, ±5% or better, CSA compensation, 0805</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>R25, R26, R27</td>
<td>3</td>
<td>Resistor, chip, 1/10 W or better, ±5% or better, voltage adjustment, 0805</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>R28, R29, R30</td>
<td>3</td>
<td>Resistor, chip, 1/10 W or better, ±5% or better, EA compensation, 0805</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>TB1, TB2, TB3, TB4, TB5</td>
<td>5</td>
<td>Terminal block, 2 pin, 15 A, 5.1 mm, 0.40 x 0.35</td>
<td>OST</td>
<td>ED1609</td>
</tr>
<tr>
<td>U1, U2, U3 **</td>
<td>3</td>
<td>IC, Advanced Load Share Controller, SO8</td>
<td>Texas Instruments</td>
<td>UCC39002D</td>
</tr>
<tr>
<td>JP1, JP2, JP3</td>
<td>3</td>
<td>Header, 3 pin, 100-mil spacing, 36-pin strip, 0.100 x 3&quot;</td>
<td>Sullins</td>
<td>PTC36SAAN</td>
</tr>
<tr>
<td>JP4, JP5</td>
<td>2</td>
<td>Header, 2 pin, 100-mil spacing, 36-pin strip, 0.100 x 2&quot;</td>
<td>Sullins</td>
<td>PTC36SAAN</td>
</tr>
<tr>
<td>J1, J2, J3, J4, J5, J6, J7, J8</td>
<td>8</td>
<td>Lug, solderless, #10–12 AWG, copper/tin, uninsulated, 0.375 x1.00</td>
<td>AMP</td>
<td>33457</td>
</tr>
<tr>
<td>N/A</td>
<td>5</td>
<td>Shunt for JP1, JP2, JP3, JP4, JP5, 0.100&quot;</td>
<td>Sullins</td>
<td>STC02SYAN</td>
</tr>
<tr>
<td>N/A</td>
<td>8</td>
<td>Input and output lugs for V+ and V– pads, 0.765&quot;</td>
<td>Solis</td>
<td>8–33457–1</td>
</tr>
<tr>
<td>N/A</td>
<td>8</td>
<td>Screw, roundhead, phillips, #8–32 1/4&quot;, 0.35&quot;</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>N/A</td>
<td>8</td>
<td>Star washer, #8, 0.36&quot;</td>
<td>Std</td>
<td>Std</td>
</tr>
<tr>
<td>N/A</td>
<td>8</td>
<td>Nut, medium #8, 0.245&quot;</td>
<td>Std</td>
<td>Std</td>
</tr>
</tbody>
</table>

NOTES:
1. These assemblies are ESD sensitive, ESD precautions shall be observed.
2. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
3. These assemblies must comply with workmanship standards IPC–A–610 Class 2.
4. Ref designators marked with an asterisk (**) cannot be substituted. All other components can be substituted with equivalent MFG’s components.
5. Install lugs with appropriate hardware per Figure 4, below. Ensure the lug is seated on the square pad for good contact.
8 Board Layout

![Figure 5. Top View](image)

*Figure 4. Lug Assembly Detail*
Figure 6. Top Layer Route

Figure 7. Bottom Layer Route
9 Connection Diagram

Figure 8. Connection Diagram for Load Share EVM when Paralleling Three Modules
### Table 1. Connection Chart for Various Operating Conditions

<table>
<thead>
<tr>
<th>OPERATING CONDITIONS</th>
<th>JUMPER POSITION</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power module output voltage greater</td>
<td>JP1, JP2,</td>
<td>External minimum bias voltage of 4.575V for the Loads Share Controller required at the EXTERNAL BIAS terminal block</td>
</tr>
<tr>
<td>than 1V but less than 5V</td>
<td>JP3 EXT.</td>
<td></td>
</tr>
<tr>
<td>Power module output voltage</td>
<td>JP1, JP2,</td>
<td>Load Share Controller bias from the output bus voltage of each of the modules</td>
</tr>
<tr>
<td>between 5V and 15V</td>
<td>JP3 INT.</td>
<td></td>
</tr>
<tr>
<td>Remote sensing</td>
<td>JP4 OPEN</td>
<td>Connect leads from the REMOTE SENSE terminal block directly to the load for voltage sensing at the point of load</td>
</tr>
<tr>
<td>Local sensing</td>
<td>JP4 SHORTED</td>
<td>Voltage sensing at the J7/J8 connectors for local sensing on the EVM board</td>
</tr>
</tbody>
</table>

### 10 Conclusion

This user’s guide will help the user determine the appropriate components to populate the available evaluation board in order to current share power modules using the UCC39002 advanced load-share controller. Load-share accuracies of better than 1% at full load will be realized. At light load, internal offset voltages and small signal measurement error have a more pronounced effect, which will contribute to a larger current distribution error.

### 11 References

Balogh, Laszlo, *The UC3902 load-Share Controller and It’s Performance in Distributed Power*, TI Literature No. SLUA128A

Dinwoodie, Lisa, *48-V\textsubscript{IN}, 12-V\textsubscript{OUT} Loadshare System Using the UCC39002 With Three DC/DC Modules*, TI Literature No. SLUA270A

*Advanced 8-Pin Load-Share Controller*, TI Literature No. SLUS495B
12 Appendix

Example

**NOTE:** The following calculations are given as an example. Actual circuit values will vary depending upon the specific modules used.

This design uses the UCC39002 to parallel three Texas Instrument PT4484 modules whose output voltages are nominally 5 V, the maximum output current of each module is 20 A, and a maximum output voltage adjustment range of 2% of the output voltage.

**Known Variables**

N is equal to the number of paralleled units:

\[ N = 3 \]

\( V_{\text{OUT}} \) is equal to the nominal output voltage of the modules:

\[ V_{\text{OUT}} = 5 \text{ V} \]

\( I_{\text{OUT(max)}} \) is equal to the maximum output current of each module:

\[ I_{\text{OUT(max)}} = 20 \text{ A} \]

\( \Delta V_{\text{OUTADJ(max)}} \) is equal to the maximum output voltage adjustment range of the module by the Sense pins, which is 2% of the output voltage for these modules:

\[ \Delta V_{\text{OUTADJ(max)}} = 0.02 \times V_{\text{OUT}} \]

\[ \Delta V_{\text{OUTADJ(max)}} = 0.1 \text{ V} \]

Because the output voltage of the modules is equal to 5 V, the load share controller can be biased directly from this output bus by shorting the JP1, JP2, and JP3 connectors to the INT. positions:

\[ V_{\text{DD}} = 5 \text{ V} \]
Measuring the Module’s Unity Gain Crossover Frequency

The unity gain crossover frequency of the module was measured at maximum load exactly as shown in Figure 8. The measured results are displayed in Figure 9. Measurement shows the module has a dc gain of approximately 65 dB, a zero at approximately 1100 Hz, one pole at 10 kHz, and a double pole at approximately 200 Hz, and the crossover frequency of the module, $f_{COMOD}$, was measured to be 25.6 kHz:

$$f_{COMOD} = 25.6 \text{ kHz}$$
The results of this gain-frequency measurement are approximated in the following equation and plotted in Figure 10:

\[
G_{\text{MOD}}(f) = 10^{6.5} \times \frac{1 + s(f) \times \left(\frac{1}{2\pi \times 100 \text{ Hz}}\right)}{\left[1 + s(f) \times \left(\frac{1}{2\pi \times 10000 \text{ Hz}}\right)\right]} \times \left[1 + s(f) \times \left(\frac{1}{2\pi \times 200 \text{ Hz}}\right)\right]^2
\]

where:

\[f = 100 \text{ Hz, 200 Hz, 50 kHz}\]
\[s(f) = j \times 2 \times \pi \times f\]
\[G_{\text{MODULE}}(f) = 20 \times \log|G_{\text{MOD}}(f)|\]
\[\Theta_{\text{MODULE}}(f) = \arg(G_{\text{MOD}}(f)) \times \frac{180}{\pi}\]

Figure 11. Gain-Frequency Mathematical Approximation of the PT4484 Module
Choosing the Sense Resistor

Because the current sense resistor is in series with the sense lines of the module, the voltage drop across the sense resistor, $V_{RSENSE}$, must be subtracted from the maximum voltage adjustment range of the module. $V_{RSENSE}$ must be much less than $\Delta V_{ADJ}$ otherwise there would be no headroom for the load share controller to adjust the output voltage of the module. The following equation should be true:

$$R_{SENSE} \times I_{OUT(max)} < \Delta V_{ADJ}$$

The evaluation module can accommodate two 1-W resistors in parallel for each load share controller circuit. In order to allow for de-rating, the maximum combined power dissipation is limited to 1 W for the combination. $P_{RSENSE(max)}$ is equal to the desired maximum power dissipation of the sense resistors:

$$P_{RSENSE(max)} = 1 \text{ W}$$

$R_{SENSE(max)}$ is equal to the maximum value of the current sense resistor for the given allowable power dissipation:

$$R_{SENSE(max)} = \frac{P_{RSENSE(max)}}{I_{OUT(max)}^2}$$

$$R_{SENSE(max)} = 2.5 \text{ m\Omega}$$
\( R_{\text{SENSE}} \) is equal to the actual resistor value used based upon availability of standard values, two 0.002-\( \Omega \) resistors are used in parallel:
\[
R_{\text{SENSE}} = 1 \text{ m}\Omega
\]

\( P_{\text{RSENSE}} \) is equal to the calculated power dissipation of the actual resistor used and \( V_{R\text{SENSE}} \) is equal to its resultant voltage drop:
\[
\begin{align*}
P_{\text{RSENSE}} &= R_{\text{SENSE}} \times I_{\text{OUT(max)}}^2 \\
P_{\text{RSENSE}} &= 0.4 \text{ W} \\
V_{\text{RSENSE}} &= I_{\text{OUT(max)}} \times R_{\text{SENSE}} \\
V_{\text{RSENSE}} &= 0.02 \text{ V}
\end{align*}
\]
Confirm that \( V_{\text{RSENSE}} \) is much less than \( \Delta V_{\text{ADJ}} \).

**Setting the Gain of the Current Sense Amplifier**

\( V_{\text{CSO(max)}} \) is equal to the absolute maximum voltage of the CSO pin and, to avoid saturating the internal amplifier, is limited to:
\[
V_{\text{CSO(max)}} = V_{\text{DD}} - 2 \text{ V}
\]

\( A_{\text{CSA(max)}} \) is equal to the absolute maximum allowable current sense gain before saturation:
\[
A_{\text{CSA(max)}} = \frac{V_{\text{CSO(max)}}}{R_{\text{SENSE}} \times I_{\text{OUT(max)}}}
\]
\[
A_{\text{CSA(max)}} = 150
\]

\( A_{\text{CSA}} \) is equal to the actual current sense amplifier gain chosen for this design:
\[
A_{\text{CSA}} = 100
\]

\( V_{\text{CSO}} \) is equal to the resultant output voltage of the current sense amplifier (CSA) and approximate voltage of the load share (LS) bus:
\[
V_{\text{CSO}} = A_{\text{CSA}} \times R_{\text{SENSE}} \times I_{\text{OUT(max)}} \\
V_{\text{CSO}} = 2 \text{ V}
\]

\( A_{\text{CSA}} \) is equal to the current sense amplifier gain set by \( R_{\text{CSA1}} \) (R22) and \( R_{\text{CSA2}} \) (R19):
\[
\begin{align*}
R_{\text{CSA(1)}} &= 100 \text{ k}\Omega \\
R_{\text{CSA(2)}} &= 1 \text{ k}\Omega \\
A_{\text{CSA}} &= \frac{R_{\text{CSA(1)}}}{R_{\text{CSA(2)}}} \\
A_{\text{CSA}} &= 100
\end{align*}
\]
$f_{\text{POLE}}$ is equal to the added *high frequency* pole for noise roll off:

$$f_{\text{POLE}} = 50 \text{ kHz}$$

$$C_{\text{CSA}} = \frac{1}{2 \times \pi \times R_{\text{CSA}(1)} \times f_{\text{POLE}}}$$

$$C_{\text{CSA}} = 31.831 \text{ pF}$$

$C_{\text{CSA}}$ is equal to the actual capacitor value selected for this pole:

$$C_{\text{CSA}} = 33 \text{ pF}$$

The resultant actual pole frequency:

$$f_{\text{POLE}} = \frac{1}{2 \times \pi \times R_{\text{CSA}(1)} \times C_{\text{CSA}}}$$

$$f_{\text{POLE}} = 48.229 \text{ kHz}$$

Note that these CSA compensation components must be on both input terminals of the differential amplifier.

$R_{\text{LS}}$ is equal to the internal resistance of the LS pin, which is seen as a load to the master module and will cause a subsequent increase in supply current and power dissipation of the master module:

$$R_{\text{LS}} = 100 \text{ K}\Omega$$

$$I_{\text{MASTERINCREASE(max)}} = N \times \left( \frac{V_{\text{CSO(max)}}}{R_{\text{LS}}} \right)$$

$$I_{\text{MASTERINCREASE(max)}} = 0.09 \text{ mA}$$

$$P_{\text{MASTERINCREASE}} = V_{\text{DD}} \times I_{\text{MASTERINCREASE(max)}}$$

$$P_{\text{MASTERINCREASE}} = 0.45 \text{ mW}$$
Determining $R_{\text{ADJ}}$

$I_{\text{ADJ}}(\text{max})$ is equal to the maximum current that the internal adjust amplifier can sink:

$$I_{\text{ADJ}}(\text{max}) = \frac{3 \text{ V}}{500 \ \Omega} = 6 \text{ mA}$$

A resistor, $R_{\text{ADJ}}$, is placed between the power module’s Sense+ terminal and the load. The load share controller’s adjust amplifier will sink current through this resistor proportional to the error amplifier output voltage, setting up an artificial sense voltage at the module and resulting in the module adjusting its output voltage, and current, accordingly until the error amplifier output turns off the adjust amplifier. The value of $R_{\text{ADJ}}$ can be calculated first by assuming the maximum voltage drop across it can be no greater than the maximum output voltage adjustment range of the module by the Sense pins, $\Delta V_{\text{OUTADJ}}(\text{max})$, minus the voltage drop across the sense resistor:

$$R_{\text{ADJ}} = \frac{\Delta V_{\text{OUTADJ}}(\text{max}) - I_{\text{OUT}}(\text{max}) \times R_{\text{SENSE}}}{I_{\text{ADJ}}(\text{max})}$$

$$R_{\text{ADJ}} = 13.3 \ \Omega$$

This sets up a voltage at the ADJ pin, $V_{\text{ADJ}}$, equal to:

$$V_{\text{ADJ}} = V_{\text{OUT}} - R_{\text{ADJ}} \times I_{\text{ADJ}}$$

$$I_{\text{ADJ}} = 6 \text{ mA}$$

$$V_{\text{ADJ}} = 4.92 \text{ V}$$

$V_{\text{ADJ}}$ is not only equal to the voltage at the ADJ pin but it must also be greater than or equal to the error amplifier output voltage, $V_{\text{EAO}}$, by at least 1 V in order to keep the internal transistor from saturating:

$$V_{\text{ADJ}} \geq V_{\text{EAO}} + 1 \text{ V}$$

$V_{\text{EAO}}$ is clamped to a maximum of 3 V and will be equal to the voltage drop across the internal 500-Ω resistor due to the current sunk by the adjust amplifier at ADJ:

$$V_{\text{EAO}} = I_{\text{ADJ}} \times 500 \ \Omega$$

With $V_{\text{EAO}}$ clamped to a maximum of 3 V, and $V_{\text{ADJ}}$ approximately equal to the output voltage (minus a small voltage drop across the sense resistor), designs with output voltages of 4 V or greater, such as this one, will easily meet the 1 V greater than $V_{\text{EAO}}$ requirement for $V_{\text{ADJ}}$. However, paralleling modules whose output voltage is greater than 1 V but less than 4 V may risk saturating the internal adjust amplifier transistor if the $R_{\text{ADJ}}$ does not also meet the following requirement:

$$R_{\text{ADJ}} \geq \frac{\left(\Delta V_{\text{OUTADJ}}(\text{max}) - I_{\text{OUT}}(\text{max}) \times R_{\text{SENSE}}\right) \times 500 \ \Omega}{V_{\text{OUT}} - \left(\Delta V_{\text{OUTADJ}}(\text{max}) - I_{\text{OUT}}(\text{max}) \times R_{\text{SENSE}}\right) - 1 \text{ V}}$$

$$R_{\text{ADJ}} \geq 10.2 \ \Omega$$

As pointed out above, this design has an output voltage of 5 V so ADJ pin is approximately equal to 4.92 V which naturally exceeds the maximum voltage on the EAO pin, equal to 3 V, by greater than 1 V by using an adjust resistor that is greater than 10.2 Ω. Utilizing the full range of available adjust amplifier sink current of 6 mA, without exceeding it, requires using an adjust resistor equal to 13.3 Ω, as calculated earlier.
Error Amplifier Compensation

System stability requires the load share circuit's unity gain crossover frequency to be well before the unity gain crossover frequency of the power module, as measured in the first step of this design. In order to compensate the error amplifier so that the load share controller’s crossover frequency does not interfere with the power module, a zero is added to the error amplifier at least one decade before the module’s crossover frequency. In this design, because the module’s crossover frequency is relatively high, at 25.6 kHz, the zero can be easily placed two decades before this. \( f_{\text{zero}} \) is equal to the desired frequency of the error amplifier compensation zero:

\[
f_{\text{zero}} = \frac{f_{\text{COMOD}}}{100}
\]

\( f_{\text{zero}} = 256 \text{ Hz} \)

The absolute value of the gain of the power module is calculated at this zero frequency from the equation used to plot Figure 3, or it can be estimated from the original gain frequency measurement, note this value is unit less, not in dB:

\[
|G_{\text{MOD}}(f_{\text{zero}})| = 691.784
\]

\( A_V \) is equal to the voltage gain:

\[
A_V = \frac{R_{\text{SENSE}}}{R_{\text{LOAD}}}
\]

\( R_{\text{LOAD}} \) is equal to:

\[
R_{\text{LOAD}} = \frac{V_{\text{OUT}}}{I_{\text{OUT(max)}}}
\]

\( A_V = 4 \times 10^{-3} \)

\( A_{\text{ADJ}} \) is equal to the adjust amplifier gain:

\[
A_{\text{ADJ}} = \frac{R_{\text{ADJ}}}{500 \Omega}
\]

\( A_{\text{ADJ}} = 0.027 \)

\( G_M \) is equal to the transconductance of the internal error amplifier:

\( G_M = 0.014 \text{ S} \)

\( S = \frac{1}{\Omega} \)

Combine all of the gains to determine the appropriate capacitor for compensation, \( C_{\text{EAO}} \):

\[
C_{\text{EAO}} = \frac{G_M}{2 \times \pi \times f_{\text{zero}}} \times A_{\text{CSA}} \times A_V \times A_{\text{ADJ}} \times |G_{\text{MOD}}(f_{\text{zero}})|
\]

\( C_{\text{EAO}} = 64.065 \mu\text{F} \)

Actual capacitor value used:

\( C_{\text{EAO}} = 68 \mu\text{F} \)

\( R_{\text{EAO}} \) is equal to the series resistor used in the error amplifier compensation:

\[
R_{\text{EAO}} = \frac{1}{2 \times \pi \times f_{\text{zero}} \times C_{\text{EAO}}}
\]
\[ R_{EAO} = 10 \, \Omega \]

Actual resistor value used:

\[ R_{EAO} = 10 \, \Omega \]

A bode plot of the load share open loop gain frequency response and comparing it to the original gain frequency response of the individual module is shown in Figure 12:

\[
G_{\text{ERRORAMP}}(f) = G_M \left( \frac{1}{s(f) \times C_{EAO} + R_{EAO}} \right)
\]

\[
G_{\text{LSOPENLOOP}}(f) = 20 \times \log(G_{\text{CSA}}(f)) + 20 \times \log(A_V) + 20 \times \log(A_{ADJ}) + 20 \times \log(G_{\text{ERRORAMP}}(f))
\]

\[
G_{\text{TOTAL}}(f) = G_{\text{LSOPENLOOP}}(f) + G_{\text{MODULE}}(f)
\]

![Figure 13. Load Share Open Loop Gain Frequency Response](image)

**Figure 13. Load Share Open Loop Gain Frequency Response**
Figure 14. Schematic of Three Paralleled PT4484 Modules
Figure 15. Resultant Load Current Sharing Accuracy, as Measured Across Shunts from the Output of Each Module.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
<th><a href="http://www.ti.com">www.ti.com</a></th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
<td><a href="http://www.ti.com/audio">www.ti.com/audio</a></td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
<td><a href="http://www.ti.com/automotive">www.ti.com/automotive</a></td>
</tr>
<tr>
<td>DSP</td>
<td>Broadband</td>
<td><a href="http://www.ti.com/broadband">www.ti.com/broadband</a></td>
</tr>
<tr>
<td>Interface</td>
<td>Digital Control</td>
<td><a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a></td>
</tr>
<tr>
<td>Logic</td>
<td>Military</td>
<td><a href="http://www.ti.com/military">www.ti.com/military</a></td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Optical Networking</td>
<td><a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a></td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Security</td>
<td><a href="http://www.ti.com/security">www.ti.com/security</a></td>
</tr>
<tr>
<td></td>
<td>Telephony</td>
<td><a href="http://www.ti.com/telephony">www.ti.com/telephony</a></td>
</tr>
<tr>
<td></td>
<td>Video &amp; Imaging</td>
<td><a href="http://www.ti.com/video">www.ti.com/video</a></td>
</tr>
<tr>
<td></td>
<td>Wireless</td>
<td><a href="http://www.ti.com/wireless">www.ti.com/wireless</a></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated