This user’s guide describes the characteristics, operation, and use of the TPS7A30-49EVM-567 Evaluation Module (EVM) as a reference design to facilitate engineering evaluation of the TPS7A3001 negative voltage low-dropout (LDO) regulator and/or the TPS7A4901 positive voltage LDO regulator for individual or split-rail applications. Included in this user’s guide are setup instructions, a schematic diagram, layout and thermal guidelines, a bill of materials, and test results.

Contents

1 Introduction .................................................................................................................. 2
2 Setup .......................................................................................................................... 2
   2.1 Negative Voltage Input/Output Connectors and Jumper Descriptions For TPS7A3001 LDO Circuit .......................................................... 2
   2.2 Positive Voltage Input/Output Connectors and Jumper Descriptions For the TPS7A4901 LDO Circuit .......................................................... 2
   2.3 Soldering Guidelines ......................................................................................... 2
   2.4 Equipment Interconnect .................................................................................... 3
3 Operation .................................................................................................................. 3
4 Adjustable Operation ............................................................................................... 3
5 Test Results ............................................................................................................... 4
   5.1 Turnon Output Ramp: Negative Voltage LDO, TPS7A3001 Circuit .................... 4
   5.2 Turnon Output Ramp: Positive Voltage LDO, TPS7A4901 Circuit ..................... 5
   5.3 –VOUT Load Transient Applied to the Negative LDO Circuit, TPS7A3001 .......... 5
   5.4 +VOUT Load Transient Applied to the Positive LDO Circuit, TPS7A4901. .......... 6
6 Thermal Guidelines .................................................................................................. 7
7 Board Layout ............................................................................................................. 8
8 Schematic and Bill of Materials ................................................................................ 11
   8.1 Schematic .......................................................................................................... 11
   8.2 Bill of Materials ................................................................................................. 12

List of Figures

1 LDO Schematic Showing the $R_1$ and $R_2$ Adjustment Resistors ................................ 3
2 TPS7A3001 –VOUT Ramp at Turnon ....................................................................... 4
3 TPS7A4901 +VOUT Ramp at Turnon ..................................................................... 5
4 TPS7A3001 –VOUT Load Transient ..................................................................... 6
5 TPS7A4901 +VOUT Load Transient .................................................................... 7
6 Assembly Layer ....................................................................................................... 8
7 Top Layer Routing .................................................................................................. 9
8 Bottom Layer Routing ........................................................................................... 10
9 TPS7A30-49EVM-567 Schematic ......................................................................... 11

List of Tables

1 Thermal Resistance, $\theta_{JA}$, and Maximum Power Dissipation ................................ 8
2 TPS7A30-49EVM-567 Bill of Materials ................................................................. 12

PowerPAD is a trademark of Texas Instruments.
1 Introduction

The Texas Instruments TPS7A3001 and/or TPS7A4901 LDO regulator for possible use in their circuit applications. This particular EVM configuration is preconfigured to output –15 Vdc and +15 Vdc for ease of demonstration in certain standard industrial applications, e.g., requiring positive and negative voltages to power an operational amplifier-based, signal-conditioning circuitry. Alternatively, each LDO channel can be adjusted individually to any output voltage between 1.2 V and 33 V (negative and positive, respectively) as required by only changing a resistor value in accordance with the given equation. The TPS7A3001 can supply up to 200-mA-rated load current and the TPS7A4901 can supply up to 150 mA each using the MSOP-8, PowerPAD™ package. Both circuits have been optimized for ac performance including PSRR and load transient response using capacitors rated over the full voltage range of each regulator.

2 Setup

This section describes the jumpers and connectors on the EVM as well as how to properly connect, set up, and use the TPS7A30-49EVM-567.

2.1 Negative Voltage Input/Output Connectors and Jumper Descriptions For TPS7A3001 LDO Circuit

- **J1 (–VIN)** – The negative input supply voltage connector. Twist the negative input lead and ground lead, and keep them as short as possible to minimize EMI transmission. Additional bulk aluminum electrolytic capacitance must be added/connected between J1 and J2 if the supply leads are greater than 6 inches. An additional 47-µF or greater capacitor improves the transient response and reduces parasitic ringing due to long wire connections.
- **J2 (GND)** – Ground-return connection for the negative input power supply.
- **J3 (EN)** – Negative voltage, output enable. To enable the negative voltage output, connect a jumper between ON, pin 1 to EN, pin 2. To disable the negative voltage output, connect the jumper between EN, center pin 2 and OFF, pin 3.
- **J4 (–VOUT)** – Negative voltage, output connector.
- **J5 (GND)** – Negative voltage output ground-return connector.

2.2 Positive Voltage Input/Output Connectors and Jumper Descriptions for the TPS7A4901 LDO Circuit

- **J6 (+VIN)** – The positive input supply voltage connector. Twist the positive input lead and ground lead, and keep them as short as possible to minimize EMI transmission. Additional bulk aluminum electrolytic capacitance must be added/connected between J6 and J7 if the supply leads are greater than 6 inches. An additional 47-µF or greater capacitor improves the transient response and reduces parasitic ringing due to long wire connections.
- **J7 (GND)** – Ground-return connection for the positive input power supply.
- **J8 (EN)** – Positive voltage, output enable. To enable the positive voltage output, connect a jumper between ON, pin 1 to EN, pin 2. To disable the positive voltage output, connect the jumper between EN, center pin 2 and OFF, pin 3.
- **J9 (+VOUT)** – Negative voltage, output connector.
- **J10 (GND)** – Positive voltage output ground-return connector.

2.3 Soldering Guidelines

Any solder re-work to modify the EVM for the purpose of repair or other application reasons must be performed using a hot-air system to avoid damaging the integrated circuit (IC).
2.4 Equipment Interconnect

2.4.1 Negative Voltage LDO, TPS7A3001, Interconnect
- **Negative Input Supply Voltage:** Turn off the negative input power supply after verifying that its output voltage is greater than –35 V. Connect the negative voltage lead from the negative side of the supply to the J1 (–VIN) connector of the EVM. Connect the ground lead from the positive side of the power supply to J2 (GND) of the EVM.
- Connect a 0-mA to 200-mA load between the negative output, J4 (–VOUT) and the negative output return at J5 (GND).

2.4.2 Positive Voltage LDO, TPS7A4901, Interconnect
- **Positive Input Supply Voltage:** Turn off the positive input power supply after verifying that its output voltage is less than +35 V. Connect the positive voltage lead from the positive side of the supply to the J6 (+VIN) connector of the EVM. Connect the ground lead from the negative side of the power supply to J7 (GND) of the EVM.
- Connect a 0-mA to 150-mA load between the positive output, J9 (+VOUT), and the negative output return at J10 (GND).

3 Operation
- Turn on the negative voltage input power supply to J1 (–VIN). For initial operation, it is recommended that the negative input power supply be set to –18 V.
- Enable the negative output, –VOUT, as desired by connecting the J3 jumper between ON and EN.
- Vary the load and the voltage at –VIN as necessary for test purposes.
- Turn on the positive voltage input power supply to J6 (+VIN). For initial operation, it is recommended that the positive input power supply be set to +18 V.
- Enable the positive output, +VOUT, as desired by connecting the J8 jumper between ON and EN.
- Vary the load and the voltage at +VIN as necessary for test purposes.

4 Adjustable Operation
The nominal output voltage for the typical LDO circuit employing the TPS7A3001 or the TPS7A4901 is set by two external resistors, R1 and R2, as illustrated in Figure 1. R1 and R2 can be calculated for any output voltage using the equation shown in Equation 1 and by finding the Vref voltage found in the respective data sheet in the Electrical Characteristics table.

\[ R_2 = R_1 \div \left[ \frac{V_{OUT}}{V_{FB}} - 1 \right] \]

Where \( V_{OUT} / (R_1 + R_2) \geq 5 \mu A \) (1)

Once the resistor values have been calculated, the new resistors can be installed appropriately in the correct place using the printed-circuit board (PCB) and schematic diagrams of Figure 5 and Figure 8.

Suggestion: When recalculating the resistor values for a particular desired output voltage, change only the R2 value in order to maintain that the frequency domain zero formed by R1 and C_BYP are in accordance with Equation 2.

\[ F_Z = \frac{1}{(2 \times \pi \times R_1 \times C_{BYP})} \]

(2)
5 Test Results

This section provides typical performance waveforms for the TLV710xxEVM PCB.

5.1 Turnon Output Ramp: Negative Voltage LDO, TPS7A3001 Circuit

Figure 2 shows the turnon waveforms where the Enable is connected to the –VIN. The –VIN turnon voltage steps down to –18 V (shown on Ch2 of the Figure 2 plot) followed by the –VOUT which ramps down –15 V. This negative-going turnon ramp represents the effects of both the soft-start capacitor, $C_{SS}$, as well as the soft-start effect contributed by the bypass capacitor, $C_{BYP}$, across the upper feedback resistor.

Figure 2. TPS7A3001 –VOUT Ramp at Turnon
5.2 **Turnon Output Ramp: Positive Voltage LDO, TPS7A4901 Circuit**

Figure 3 shows the turnon waveforms where the Enable is connected to the +VIN. The +VIN turnon voltage steps to +18 V (shown on Ch2 of the Figure 2 plot) followed by the +VOUT ramp up to +15 V. This positive-going turnon ramp represents the effects of both the soft-start capacitor, $C_{SS}$, as well as the soft-start effect contributed by the bypass capacitor, $C_{BYP}$, across the upper feedback resistor.

![Figure 3. TPS7A4901 +VOUT Ramp at Turnon](image)

5.3 **–VOUT Load Transient Applied to the Negative LDO Circuit, TPS7A3001**

Figure 4 shows the load transient response – oscilloscope channel 1 – for a 10-mA to 150-mA load transient applied to –VOUT (–15-V output). Oscilloscope channel 4 shows the load current transient.
5.4 **+VOUT Load Transient Applied to the Positive LDO Circuit, TPS7A4901.**

Figure 5 shows the load transient response – oscilloscope channel 1 – for a 10-mA to 150-mA load transient applied to +VOUT (+15-V output). Oscilloscope channel 4 shows the load current transient.
Thermal Guidelines

6 Thermal Guidelines

Thermal management is a key component of design of any power converter and is especially important when the power dissipation in the LDO is high. Use the following formula to approximate the maximum power dissipation for the particular ambient temperature:

\[ T_J = T_A + P_D \times \theta_{JA} \]  \hspace{1cm} (3)

where \( T_J \) is the junction temperature, \( T_A \) is the ambient temperature, \( P_D \) is the power dissipation in the device, and \( \theta_{JA} \) is the thermal resistance from junction to ambient. All temperatures are in degrees Celsius. The maximum silicon junction temperature, \( T_J \), must not be allowed to exceed 150°C. The layout design must make effective use of the copper trace and plane areas as thermal sinks. This prevents \( T_J \) from exceeding the absolute maximum rating under all temperature conditions and voltage conditions across the part.

The designer must carefully consider the thermal design of the PCB in the layout. It is difficult to calculate the thermal resistance for a custom layout employing some unique copper area attached to each pin of the IC. Table 1 repeats information from the Dissipation Ratings table of the TPS7A3001 and the TPS7A4901 data sheets for comparison with the thermal resistance, \( \theta_{JA} \), calculated for this EVM to show the variation in thermal resistances for given copper areas. The high-K value is determined using a standard JEDEC high-k (2s2p) board having a 3-inch × 30-inch dimension with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.
Table 1. Thermal Resistance, $\theta_{JA}$, and Maximum Power Dissipation

<table>
<thead>
<tr>
<th>Board</th>
<th>Package</th>
<th>$\theta_{JA}$</th>
<th>Max Dissipation ($T_A = 25^\circ C$)</th>
<th>Max Dissipation ($T_A = 70^\circ C$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>High-K</td>
<td>DGN</td>
<td>55.09°C/W</td>
<td>1.83 W</td>
<td>1.08 W</td>
</tr>
<tr>
<td>TPS7A30-49EVM-567</td>
<td>DGN</td>
<td>46.11°C/W</td>
<td>2.16 W</td>
<td>1.19 W</td>
</tr>
</tbody>
</table>

The thermal resistance for the TPS7A30-49EVM-567, $\theta_{JA}$, is the measured value for this particular layout scheme. The maximum power dissipation is proportional to the volume of copper volume connected to the package. Note that these measurements were made with only one LDO turned on.

7  Board Layout

![Figure 6. Assembly Layer](image-url)
Figure 7. Top Layer Routing
Figure 8. Bottom Layer Routing
8 Schematic and Bill of Materials

8.1 Schematic

Figure 9. TPS7A30-49EVM-567 Schematic
### 8.2 Bill of Materials

#### Table 2. TPS7A30-49EVM-567 Bill of Materials

<table>
<thead>
<tr>
<th>Count</th>
<th>RefDes</th>
<th>Value</th>
<th>Description</th>
<th>Size</th>
<th>Part Number</th>
<th>MFR</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>C1, C5</td>
<td>1 µF</td>
<td>Capacitor, Ceramic, 50V, X7R, 10%</td>
<td>1206</td>
<td>STD</td>
<td>STD</td>
</tr>
<tr>
<td>4</td>
<td>C2, C3, C6, C7</td>
<td>0.01 µF</td>
<td>Capacitor, Ceramic, Low Inductance, 50V, X7R, 10%</td>
<td>0603</td>
<td>STD</td>
<td>STD</td>
</tr>
<tr>
<td>2</td>
<td>C4, C8</td>
<td>10 µF</td>
<td>Capacitor, Ceramic, 50V, X7R, 10%</td>
<td>1210</td>
<td>STD</td>
<td>STD</td>
</tr>
<tr>
<td>8</td>
<td>J1, J2, J4, J5, J6, J7, J9, J10</td>
<td>PEC02SAAN</td>
<td>Header, Male 2-pin, 100mil spacing</td>
<td>0.100 inch x 2</td>
<td>PEC02SAAN</td>
<td>Sullins</td>
</tr>
<tr>
<td>2</td>
<td>J3, J8</td>
<td>PEC03SAAN</td>
<td>Header, Male 3-pin, 100mil spacing</td>
<td>0.100 inch x 3</td>
<td>PEC03SAAN</td>
<td>Sullins</td>
</tr>
<tr>
<td>2</td>
<td>R1, R3</td>
<td>604K</td>
<td>Resistor, Chip, 1/16W, 1%</td>
<td>0603</td>
<td>STD</td>
<td>STD</td>
</tr>
<tr>
<td>2</td>
<td>R2, R4</td>
<td>51.1K</td>
<td>Resistor, Chip, 1/16W, 1%</td>
<td>0603</td>
<td>STD</td>
<td>STD</td>
</tr>
<tr>
<td>1</td>
<td>U1</td>
<td>TPS7A3001DGN</td>
<td>IC, –3V to –35V, –200mA, Ultralow Noise, High-PSRR LDO Neg Linear Reg</td>
<td>MSOP-8</td>
<td>TPS7A3001DGN</td>
<td>TI</td>
</tr>
<tr>
<td>1</td>
<td>U2</td>
<td>TPS7A4901DGN</td>
<td>IC, VIN 3V to 35V, 150mA, Ultralow Noise, High-PSRR, LDO Regulator</td>
<td>HTSSOP</td>
<td>TPS7A4901DGN</td>
<td>TI</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>HPA567A</td>
<td>2.6 x 2.6 x 0.062 PCB</td>
<td>HPA567A</td>
<td>Any</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>15-29-1025</td>
<td>Shunt, 2POs .100 Gold</td>
<td>15-29-1025</td>
<td>Molex</td>
<td></td>
</tr>
</tbody>
</table>

Notes: 1. These assemblies are ESD sensitive, ESD precautions shall be observed.
   2. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
   3. These assemblies must comply with workmanship standards IPC-A-610 Class 2.
   4. Ref designators marked with an asterisk (**) cannot be substituted. All other components can be substituted with equivalent MFG's components.
   5. Do not separate PCB
Evaluation Board/Kit Important Notice

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User’s Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive. TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the User’s Guide and, specifically, the Warnings and Restrictions notice in the User’s Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI’s environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

FCC Warning

This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

EVM Warnings and Restrictions

It is important to operate this EVM within the input voltage range of 3 V to 35 V and the output voltage range of 1.212 V to 33 V. Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power. Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User’s Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 100° C. The EVM is designed to operate properly with certain components above 100° C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are neither designed nor intended for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or “enhanced plastic.” Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Communications and</td>
</tr>
<tr>
<td></td>
<td>Telecom</td>
</tr>
<tr>
<td>DSP</td>
<td>Computers and</td>
</tr>
<tr>
<td></td>
<td>Peripherals</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td></td>
<td>Energy</td>
</tr>
<tr>
<td>Interface</td>
<td>Industrial</td>
</tr>
<tr>
<td>Logic</td>
<td>Medical</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Security</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Space, Avionics &amp;</td>
</tr>
<tr>
<td></td>
<td>Defense</td>
</tr>
<tr>
<td>RFID</td>
<td>Video and Imaging</td>
</tr>
<tr>
<td>RF/IF and ZigBee® Solutions</td>
<td>Wireless</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated