## AN-2098 LM3450 Evaluation Board

## 1 Introduction

The LM3450 evaluation board is designed to provide an AC to LED solution for a 15W LED load.
Specifically, it takes an AC mains input and converts it to a constant current output of 350 mA for a series string of 1 to 14 LEDs (maximum LED stack voltage of 45V). There are two assembly versions designed to operate from two different nominal AC input voltages, $120 \mathrm{~V}_{\mathrm{AC}}$ or $230 \mathrm{~V}_{\mathrm{AC}}$.

The board employs a two stage design with an LM3450 flyback primary stage and an LM3409 secondary stage. The LM3450 provides an isolated 50V regulated output voltage and a power factor corrected input current. The LM3409 uses the 50V flyback output as its input and provides a constant current of 350 mA to the LED load. This two-stage design provides excellent line and load regulation as well as isolation. The board is comprised of two copper layers with components on both sides and an FR4 dielelctric.
The two stage design has several key advantages over a single stage design including:

- No 120 Hz LED current ripple.
- Better dimming performance at low dimming levels.
- Better line disturbance rejection.
- Better efficiency using small LED stack voltages.


## 2 Specifications

$\mathbf{1 2 0}_{\mathrm{AC}} 15 \mathrm{~W}$ Version

- Input Voltage Range: $\mathrm{V}_{\mathrm{IN}}=90 \mathrm{~V}_{\mathrm{AC}}-135 \mathrm{~V}_{\mathrm{AC}}$
- Regulated Flyback Output Voltage: $\mathrm{V}_{\text {Out }}=50 \mathrm{~V}$
- Maximum LED Stack Voltage: $\mathrm{V}_{\text {LED }}<45 \mathrm{~V}$
- Regulated LED Current: $\mathrm{I}_{\text {LED }}=350 \mathrm{~mA}$ $230 \mathrm{~V}_{\mathrm{AC}}$ 15W Version
- Input Voltage Range: $\mathrm{V}_{\mathrm{IN}}=180 \mathrm{~V}_{\mathrm{AC}}-265 \mathrm{~V}_{\mathrm{AC}}$
- Regulated Flyback Output Voltage: $\mathrm{V}_{\text {out }}=50 \mathrm{~V}$
- Maximum LED Stack Voltage: $\mathrm{V}_{\text {LED }}<45 \mathrm{~V}$
- Regulated LED Current: $I_{\text {LED }}=350 \mathrm{~mA}$


Figure 1. Board Design

INSTRUMENTS

## 3 Typical Performance



Figure 2. 120V 15W Version Efficiency vs. Output Power


Figure 4. 120V 15W Version Power Factor vs. Output Power


Figure 3. 230V 15W Version Efficiency vs. Output Power


Figure 5. 230V 15W Version Power Factor vs. Output Power


Figure 6. Dimming Efficiency Comparison

## 4 EMI Performance



Figure 7. 120V 15W Conducted EMI Peak Scan Line and Neutral - CISPR/FCC Class B Quasi Peak and Average Limits


Figure 8. 230V 15W Conducted EMI Peak Scan Line and Neutral - CISPR/FCC Class B Quasi Peak and Average Limits


Figure 9. 120V 15W THD Measurements EN 61000-3 Class C Limits


Figure 10. 230V 15W THD Measurements EN 61000-3 Class C Limits

## 5 LM3450 Pin Descriptions



| Pin | Name | Description | Application Information |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {REF }}$ | 3V Reference | Reference Output: Connect directly to $\mathrm{V}_{\mathrm{ADJ}}$ or to resistor divider feeding $V_{A D J}$ and to necessary external circuits. |
| 2 | $\mathrm{V}_{\text {ADJ }}$ | Analog Adjust | Analog Dim and Phase Dimming Range Input: Connect directly to $\mathrm{V}_{\text {REF }}$ to force standard $70 \%$ phase dimming range. Connect to resistor divider from $\mathrm{V}_{\text {REF }}$ to extend usable range of some phase dimmers or for analog dimming. Connect to GND for low power mode. |
| 3 | FLT2 | Filter 2 | Ramp Comparator Input: Connect a series resistor from FLT1 capacitor and a capacitor to GND to establish second filter pole. |
| 4 | FLT1 | Filter 1 | Angle Decoder Output: Connect a series resistor to a capacitor to ground to establish first filter pole. |
| 5 | DIM | 500 HzPWM Output | Open Drain PWM Dim Output: Connect to dimming input of output stage LED driver (directly or with isolation) to provide decoded dimming command. |
| 6 | $\mathrm{V}_{\mathrm{AC}}$ | SampledRectified Line | Multiplier and Angle Decoder Input: Connect to resistor divider from rectified AC line. |
| 7 | COMP | Compensation | Error Amplifier Output and PWM Comparator Input: Connect a capacitor to GND to set the compensation. |
| 8 | FB | Feedback | Error Amplifier Inverting Input: Connect to output voltage via resistor divider to control PFC voltage loop for non-isolated designs. Connect to a $5.11 \mathrm{k} \Omega$ resistor to GND for isolated designs (bypasses error amplifier). Also includes over-voltage protection and shutdown modes. |
| 9 | $\mathrm{I}_{\text {SEN }}$ | Input Current Sense | Input Current Sense Non-Inverting Input: Connect to diode bridge return and resistor to GND to sense input current for dynamic hold. Connect a $0.1 \mu \mathrm{~F}$ capacitor and Schottky diode to GND, and a $0.22 \mu \mathrm{~F}$ capacitor to HOLD. |
| 10 | GND | Power Ground | System Ground |
| 11 | CS | Current Sense | MosFET Current Sense Input: Connect to positive terminal of sense resistor in PFC MosFET source. |
| 12 | GATE | Gate Drive | Gate Drive Output: Connect to gate of main power MosFET for PFC. Gate Drive Output: Connect to gate of main power MosFET for PFC. |
| 13 | $\mathrm{V}_{\mathrm{CC}}$ | Input Supply | Power Supply Input: Connect to primary bias supply. Connect a $0.1 \mu \mathrm{~F}$ bypass capacitor to ground. |
| 14 | ZCD | Zero Crossing Detector | Demagnetization Sense Input: Connect a resistor to transformer/inductor winding to detect when all energy has been transferred. |
| 15 | HOLD | Dynamic Hold | Open Drain Dynamic Hold Input: Connect to holding resistor which is connected to source of passFET. |
| 16 | BIAS | Pre-regulator Gate Bias | Pre-regulator Gate Bias Output: Connect to gate of passFET and to resistor to rectified AC (drain of passFET) to aid with startup. |

## 6 LM3409HV Pin Descriptions



| Pin | Name | Description | Application Information |
| :---: | :---: | :---: | :---: |
| 1 | UVLO | Input Under Voltage Lock-out | Connect to a resistor divider from $\mathrm{V}_{\mathbb{I}}$. UVLO threshold is 1.24 V and hysteresis is provided by a $22 \mu \mathrm{~A}$ current source. |
| 2 | $I_{\text {ADJ }}$ | Analog LED Current Adjust | Apply a voltage between $0-1.24 \mathrm{~V}$, or connect a resistor from this pin to GND, to set the current sense threshold voltage. |
| 3 | EN | Logic Level Enable | Apply a voltage $>1.6 \mathrm{~V}$ to enable device, a PWM signal to dim, or a voltage $<0.6 \mathrm{~V}$ for low power shutdown. |
| 4 | COFF | Off-time programming | Connect an external resistor from $\mathrm{V}_{\mathrm{O}}$ to this pin, and a capacitor from this pin to GND to set the off-time. |
| 5 | GND | Power Ground | Connect to the system ground. |
| 6 | PGATE | Gate Drive | Connect to the gate of the external PFET. |
| 7 | CSN | Negative Current Sense | Connect to the negative side of the sense resistor. |
| 8 | CSP | Positive Current Sense | Connect to the positive side of the sense resistor (also connected to $\mathrm{V}_{\text {IN }}$ ). |
| 9 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathbb{I}}$-referenced Linear Regulator Output | Connect at least a $1 \mu \mathrm{~F}$ ceramic capacitor from this pin to CSN. The regulator provides power for P-FET drive. |
| 10 | $\mathrm{V}_{\text {IN }}$ | Input Voltage | Connect to the input voltage. |
| DAP | DAP | Thermal PAD on bottom of IC | Connect to pin 5 (GND). Place 4-6 vias from DAP to bottom layer GND plane. |

INSTRUMENTS

## 7 Simplified Evaluation Board Schematic



Figure 11. Simplified Board Schematic

## 8 Design Information

The following section explains how to design using the LM3450 power factor controller and phase dimming decoder. Refer to AN-1953 LM3409HV Evaluation Board (SNVA390) for a detailed design procedure of the LM3409HV secondary stage and to the LM3450/A LED Drivers with Active Power Factor Correction and Phase Dimming Decoder(SNVS681) data sheet for specific details regarding the function of the LM3450 device. All reference designators refer to the Figure 11. Note that parallel and series resistances are combined in one schematic symbol for simplification. To improve readability of this design document, each sub-section is followed by a list of definitions for new terms used in the calculations. Section 10 should be consulted for I/O connections and test points. There is also a Bill of Materials for each assembly version.


Figure 12. Two-Stage PFC LED Driver

## $8.1 \quad 1^{S T}$ Stage - CRM Flyback

The first stage of the evaluation board PFC LED Driver is a critical conduction mode (CRM) flyback converter controlled with the LM3450. CRM converters operate at the boundary of continuous conduction mode (CCM) and discontinuous conduction mode (DCM). CRM is implemented by turning on the main switching FET (Q3) until the primary current rises to a peak threshold. Q3 is then turned off and the current falls until a zero crossing is detected. At this point, Q3 is turned on and the cycle repeats.
In the CRM flyback PFC application shown, the rectified AC input is fed forward to the control loop, yielding a sinusoidal peak current threshold. This peak threshold creates a sinusoidal primary peak current envelope $I_{\text {p-pk }}$ as shown in. The secondary peak current envelope $I_{\text {s-pk }}$ will simply be a scaled version of the primary according to the turns ratio of the transformer. Assuming good attenuation of the switching ripple via the EMI filter, the average input current $\mathrm{I}_{\mathbb{N}}(\mathrm{t})$ can also be approximated as a sinusoid. Since the input current has the same shape and phase as the input voltage, high power factor (PF) can easily be achieved.


Figure 13. CRM Flyback Current Waveforms

INSTRUMENTS

The input current shaping happens instantly in CRM due to the feed-forward mechanism; however, the converter must also regulate the flyback output voltage with a traditional feedback loop. This is accomplished with a narrow bandwidth error amplifier coupled with energy storage capacitance at the output to limit the twice line frequency ripple. The output of the error amplifier is multiplied with the scaled rectified AC voltage to achieve both input current shaping and output voltage regulation. Refer to the datasheet for a more detailed explanation of the power factor controller.

The LM3450 also has a phase decoder that interprets the phase dimming angle and maps it to a 500 Hz PWM open-drain output. This signal is then be directly connected to an opto-isolator to send across the isolation boundary to the second stage LED driver. In addtion, the LM3450 provides a dynamic hold circuit to ensure that the holding current requirement is satisfied in forward phase dimmers.

## $8.22^{N D}$ Stage - Buck LED Driver

The second stage of the evaluation board PFC LED Driver is a buck LED driver controlled with the LM3409HV. The input to this stage is the flyback output voltage and the output is a regulated constant current of 350 mA to a stack of $<45 \mathrm{~V}$ of LEDs. The LM3409HV is a hysteretic PFET controller using peak current detection and a constant off-timer to provide regulated LED current with a constant switching frequency ripple. Coupled with the flyback energy storage capacitance, the LM3409 is able to remove all 120 HZ ripple content from the LED output. The 500 Hz PWM signal from the first stage is used as the dimming input to the LM3409HV. The output of the opto-isolator is connected directly to the DIM pin to provide a PWM dimmed LED current according to the detected phase angle at the primary.

The LM3409HV design is not included in this document. Refer to AN-1953 for a detialed design procedure. The specifications for the second stage are:

- Nominal Input Voltage $=50 \mathrm{~V}$
- Regulated LED Current $=350 \mathrm{~mA}$
- Nominal LED Stack Voltage $=45 \mathrm{~V}$
- Switching Frequency at Nominal Input $=100 \mathrm{kHz}$
- Inductor/LED Current Ripple $=100 \mathrm{~mA}$


### 8.3 CRM Flyback Converter

## Operating Points

The AC mains voltage, at the line frequency $f_{L}$, is assumed to be perfectly sinusoidal and the diode bridge ideal. This yields a perfect rectified sinusoid at the input to the flyback. The input voltage $\mathrm{V}_{\text {in }}(\mathrm{t})$ is defined in terms of the peak input voltage:

$$
\begin{align*}
& V_{\text {in }}(t)=V_{\mathbb{I N}-P \mathrm{PK}} x\left|\sin \left(2 x \pi x f_{L} \times t\right)\right| \\
& V_{\mathbb{I N}-P K}=V_{\mathbb{I N}} x \sqrt{2} \tag{1}
\end{align*}
$$

The controller and the transformer are also assumed to be ideal. These assumptions yield a sinusoidal peak primary current envelope $I_{P-p k}(t)$ and peak secondary current envelope $I_{s-p k}(t)$ as shown in. Both are defined in terms of the peak primary current:

$$
\begin{align*}
& I_{P-p k}(t)=I_{P-P K} x\left|\sin \left(2 x \pi x f_{L} x t\right)\right| \\
& I_{s-p k}(t)=n x I_{P-p k}(t) \tag{2}
\end{align*}
$$

The output voltage reflected to the primary is defined:

$$
\begin{equation*}
V_{R}=n \times V_{\text {OUT }} \tag{3}
\end{equation*}
$$

CRM control yields a variable duty cycle over a single line cycle with a minimum occurring at the peak input voltage:

$$
\begin{align*}
D(t) & =\frac{V_{R}}{V_{R}+V_{\text {in }}(t)} \\
D_{\text {MIN }} & =\frac{V_{R}}{V_{R}+V_{\text {IN-PK }}} \tag{4}
\end{align*}
$$

The resulting sinusoidal average input current $l_{\text {in }}(t)$, shown in, is approximated as the average of each triangular current pulse during a switching period. The peak input current occurs at the peak primary current:

$$
\begin{align*}
& \mathrm{I}_{\text {in }}(\mathrm{t})=\frac{\mathrm{I}_{\mathrm{P}-\mathrm{PK}} \times \mathrm{D}(\mathrm{t})}{2} \\
& \mathrm{I}_{\mathrm{IN}-\mathrm{PK}}=\frac{\mathrm{I}_{\mathrm{P}-\mathrm{PK}} \times \mathrm{D}_{\mathrm{MIN}}}{2} \tag{5}
\end{align*}
$$

## Turns Ratio

The first thing to decide with an isolated design is the desired transformer turns ratio. This should be based on the specified output voltage and the maximum peak input voltage. Frequently the MosFET is already chosen for a design, given its cost and availability. With a desired MosFET voltage, the maximum reflected voltage at the primary is calculated:

$$
\begin{equation*}
V_{\text {R-MAX }}=\frac{2}{3} \times\left(V_{T-D E S-M A X}-V_{\text {IN-PK-MAX }}\right) \tag{6}
\end{equation*}
$$

Generally, an integer turns ratio is selected to achieve a reflected voltage at or below the defined maximum:

$$
\begin{equation*}
\mathrm{n}<\frac{\mathrm{V}_{\mathrm{R}-\mathrm{MAX}}}{\mathrm{~V}_{\mathrm{OUT}}} \tag{7}
\end{equation*}
$$

## Switching MosFET

The main switching MosFET (Q3) can be sized as desired; to block the maximum drain-to-source voltage, operate at the maximum RMS current, and dissipate the maximum power:

$$
\begin{align*}
\mathrm{V}_{\text {T-MAX }} & =\mathrm{V}_{\text {IN-PK-MAX }}+\left(1.5 \times \mathrm{V}_{R}\right) \\
\mathrm{I}_{\text {T-PK-MAX }} & =\mathrm{I}_{\text {P-PK-MAX }} \\
\mathrm{I}_{\text {T-RMS-MAX }} & =\mathrm{I}_{\text {P-PK-MAX }} \sqrt{\frac{\mathrm{D}_{\text {@II-PK-MAX }}}{3}} \\
\mathrm{P}_{\text {T-MAX }} & =\mathrm{I}_{\text {T-RMS-MAX }}{ }^{2} \times \mathrm{R}_{\text {DS-ON }} \tag{8}
\end{align*}
$$

The peak current limit should be at least $25 \%$ higher than the maximum peak input current:

$$
\begin{equation*}
\mathrm{R} 30\left|\left\lvert\, \mathrm{R} 31=\frac{1.5 \mathrm{~V}}{\mathrm{I}_{\mathrm{LIM}}}\right.\right. \tag{9}
\end{equation*}
$$

The parallel sense resistor combination (R30||R31) has to dissipate the maximum power:

$$
\begin{equation*}
P_{\text {R30||R31 }}=I_{\text {T-RMS-MAX }}{ }^{2} \times R 30 \| R 31 \tag{10}
\end{equation*}
$$

## Switching Diode

The main switching diode (D10) should be sized to block the maximum reverse voltage, operate at the maximum average current, and dissipate the maximum power:

$$
\begin{align*}
V_{\text {RD-MAX }} & =V_{\text {OUT }}+\left(\frac{V_{\text {IN-PK-MAX }}}{n}\right) \\
I_{D-M A X} & =I_{\text {IN-PKKMAX }} \times 2 \\
I_{\text {D-PKKMAX }} & =I_{\text {P-PK-MAX }} \times 2 \\
P_{\text {D-MAX }} & =I_{\text {D-MAX }} \times V_{\text {FD }} \tag{11}
\end{align*}
$$

## Definitions

n - Primary to Secondary Turns Ratio
$\mathrm{V}_{\text {OUt }}$ - Regulated Output Voltage
$\mathrm{V}_{\mathrm{IN}}$ - Nominal AC Input Voltage
$\mathrm{V}_{\text {IN-PK }}$ - Peak Input Voltage
$\mathrm{V}_{\text {IN.PK-MAX }}$ - Maximum Peak Input Voltage
$I_{\text {P.PK }}$ - Peak Primary Current
$\mathrm{I}_{\mathrm{S} \text {-PK }}$ - Peak Secondary Current
$\mathrm{I}_{\text {IN-PK }}$ - Peak Input Current
$I_{\text {LIM }}$ - Peak Current Limit
$\mathrm{D}_{\text {MIN }}$ - Minimum Duty Cycle over Line Cycle
$\mathrm{V}_{\mathrm{R}}$ - Output Voltage Reflected to Primary
$\mathrm{V}_{\text {R-MaX }}$ - Maximum Tolerable Reflected Voltage
$\mathrm{V}_{\text {T-DEs-max }}$ - Maximum Tolerable MosFET Voltage
$\mathrm{V}_{\text {T-MAX }}$ - Maximum MosFET Blocking Voltage
$\mathrm{I}_{\text {T-RMs-Max }}$ - Maximum MosFET RMS Current
$I_{\text {T-Pk-max }}$ - Maximum MosFET Peak Current
$\mathrm{P}_{\text {T-MAX }}$ - Maximum MosFET Power Dissipation
$\mathrm{V}_{\text {RD-MAX }}$ - Maximum Diode Blocking Voltage
$\mathrm{I}_{\text {D-MAX }}$ - Maximum Diode Average Current
$I_{\text {D.PK-MAX }}$ - Maximum Diode Peak Current
$\mathrm{P}_{\mathrm{D}-\mathrm{MAX}}$ - Maximum Diode Power Dissipation

### 8.4 Transformer

## Primary Inductance

The maximum peak input current, occurring at the minimum AC voltage peak, determines the necessary flyback transformer energy storage. As a general rule of thumb, the desired duty cycle at this worst-case operating point should be specified near 0.5 to limit large conduction losses associated with high voltage diodes. The maximum input current can be approximated by the maximum output power, expected converter efficiency, and minimum input voltage. Note that there is also a 0.85 multiplier to account for the fact that maximum power with a triac dimmer in-line is demanded at approximately $85 \%$ of the full sinusoidal voltage waveform. Given the desired duty cycle, the maximum peak input current and corresponding maximum peak primary current can be approximated:

$$
\begin{align*}
\mathrm{I}_{\mathbb{N}-\text { MAX }} & =\frac{\mathrm{P}_{\text {OUT-MAX }}}{\eta \times 0.85 \times \mathrm{V}_{\mathrm{IN}-\mathrm{MIN}}} \\
\mathrm{I}_{\mathrm{IN}-\text { PK-MAX }} & =\mathrm{I}_{\mathrm{IN}-\text { MAX }} \times \sqrt{2} \\
\mathrm{I}_{\text {P-PK-MAX }} & =\frac{2 \times \mathrm{I}_{\text {IN-PK-MAX }}}{\mathrm{D}_{\text {@IN-MAX-PK }}} \tag{12}
\end{align*}
$$

Using the calculated turns ratio and the desired minimum switching frequency, the minimum necessary primary inductance is calculated:

$$
\begin{equation*}
L_{P-M I N}>\frac{D_{\text {MIN@IIN-PK-MAX }}{ }^{2} \times V_{I N-M I N}}{2 x f_{\text {SW-MIN-DES }} \times I_{I N-P K-M A X}} \tag{13}
\end{equation*}
$$

## Switching Frequency Range

Given a primary inductance that meets the above constraint, the variable switching frequency has the following limits:

$$
\begin{aligned}
& f_{\text {sw-max }}=\frac{V_{\text {IN-PK }}}{L_{P} \times I_{0-P K}}
\end{aligned}
$$

## Transformer Geometries and Materials

The length of the gap necessary for energy storage in the flyback transformer can be determined numerically; however, this can lead to non-standard designs. Instead, an appropriate $A_{\llcorner }$core value ( $160 \mathrm{nH} /$ turns2 is a good standard value to start with) can be chosen that will imply the gap size. $A_{\llcorner }$is an industry standard used to define how much inductance, per turns squared, that a given core can provide. With the initial chosen $A_{L}$ value, the number of turns on the primary and secondary are calculated:

$$
\begin{align*}
& N_{P}=\sqrt{\frac{L_{P}}{A_{L}}} \\
& N_{S}=\frac{N_{P}}{n} \tag{15}
\end{align*}
$$

Given the switching frequency range and the maximum output power, a core size can be chosen using the vendor's specifications and recommendations. This choice can then be validated by calculating the maximum operating flux density given the core cross-sectional area of the chosen core.

$$
\begin{equation*}
B_{\text {MAX }}=\frac{L_{p} \times I_{P-P K-M A X}}{N_{P} \times A_{E-M A X}} \tag{16}
\end{equation*}
$$

With most common core materials, the maximum operating flux density should be set between 300 mT and 325 mT . If the calculation is below this range, then $A_{L}$ should be increased to the next standard value and the turns and maximum flux density calculations iterated. If the calculation is above this range, then $A_{L}$ should be decreased to the next standard value and the turns and maximum flux density calculations iterated.

With the flux density appropriately set, the core material for the chosen core size can be determined using the vendor's specifications and recommendations. Note that there are core materials that can tolerate higher flux densities; however, they are usually more expensive and not practical for these designs.

The rest of the transformer design can be done with the aid of the manufacturer. There are calculated trade-offs between the different loss mechanisms and safety constraints that determine how well a transformer performs. This is an iterative process and can ultimately result in the choice of a new core or switching frequency range. The previous steps should reduce the number of iterations significantly but a good transformer manufacturer is invaluable for completion of the process.

## Definitions

$\eta$ - Expected converter efficiency
$P_{\text {Out-max }}$ - Maximum Output Power
$\mathrm{V}_{\text {IN-MIN }}$ - Minimum RMS AC Line Voltage
$\mathrm{V}_{\text {IN-PK-MIN }}$ - Minimum Peak Input Voltage
$I_{I_{\text {N-PK-MAX }}}$ - Maximum Peak Input Current
$I_{\text {P-PK-MAX }}$ - Maximum Peak Primary Current
$\mathrm{D}_{\text {@IIN-PK-MAX }}$ - Duty Cycle at Maximum Peak Input Current
$L_{\text {P-min }}$ - Minimum Necessary Primary Inductance
$L_{p}$ - Primary Inductance
$\mathrm{f}_{\text {SW-MIN-DES }}-$ Desired Minimum Switching Frequency
$\mathrm{f}_{\text {SW-MIN }}$ - Minimum Switching Frequency
$f_{\text {SW-MAX }}$ - Maximum Switching Frequency
$N_{P}$ - Number of Primary Turns
$\mathrm{N}_{\mathrm{S}}$ - Number of Secondary Turns
$\mathrm{A}_{\mathrm{E}-\mathrm{max}}$ - Core Cross-Sectional Area
$\mathrm{B}_{\text {MAX }}$ - Maximum Operating Flux Density

INSTRUMENTS
$A_{L}$ - Transformer Core Figure of Merit


Figure 14. Bias Circuitry

### 8.5 Bias Supplies and Capacitances

## Bias Supplies

The primary bias supply shown in Figure 14 enables instant turn-on through Q1 while providing an auxiliary winding for high efficiency steady state operation. The two bias paths are each connected to $\mathrm{V}_{\mathrm{cc}}$ through a diode (D8, D9) to ensure the higher of the two is providing $\mathrm{V}_{\mathrm{cc}}$ current. The LM3450 BIAS pin helps to ensure that the auxiliary winding is always providing $\mathrm{V}_{\mathrm{CC}}$ during normal operation.
Since there is optical isolation, a secondary bias supply is also necessary. This is accomplished with another auxiliary winding, diode (D4), and capacitance (C4) which creates another flyback output that scales with the regulated output (similar to the auxiliary primary bias winding). During transient conditions, the regulated output voltage may dip or spike due to the low bandwidth of the regulation loop. To ensure the secondary bias moves highly proportional to the regulated flyback output, the output winding is tapped to provide the secondary bias.
It is also advantageous to linear regulate down to approximately 9V, from the 12 V bias supplies, for every opto-isolator supply rail ( $\left.\mathrm{V}_{\mathrm{POP} 1}, \mathrm{~V}_{\mathrm{OP} 1}, \mathrm{~V}_{\mathrm{OP} 2}\right)$. This will stabilize the opto-isolator rail over the entire operating range, preventing noise coupling into COMP and the dimming input of the LM3409.
The primary and secondary bias outputs for both versions of the evaluation board are set to 12 V at the nominal input voltage. A transformer turns ratio and corresponding turns calculation is used to size the primary auxiliary winding and determine the tap point for the secondary winding:

$$
\begin{align*}
n_{\text {AUX }} & =\frac{V_{\text {OUT }}}{V_{C C}} \\
N_{A} & =\frac{N_{S}}{n_{A U X}} \tag{17}
\end{align*}
$$

The minimum primary bias supply capacitance is calculated, given a minimum $\mathrm{V}_{\mathrm{CC}}$ ripple specification, to keep $\mathrm{V}_{\mathrm{cc}}$ above UVLO at the worst-case current:

$$
\begin{equation*}
\mathrm{C} 44=\frac{\mathrm{I}_{\mathrm{CC}}}{\Delta \mathrm{v}_{\mathrm{CC}} \times \mathrm{f}_{2 \mathrm{~L}}} \tag{18}
\end{equation*}
$$

## Input Capacitance

The input capacitor of the flyback (C1) has to be able to provide energy during the worst-case switching period at the peak of the AC input. C1 should be a high frequency, high stability capacitor (usually a metallized film capacitor, either polypropylene or polyester) with an AC rating equal to the maximum input voltage. C1 should also have a DC voltage rating exceeding the maximum peak input voltage + half of the peak to peak input voltage ripple specification. The minimum required input capacitance is calculated given the same ripple specification:

$$
\begin{equation*}
C 1=\frac{L_{P} \times I_{P-P K-M A X}{ }^{2}}{\left(V_{\mathbb{N}-P K-M I N}+\frac{\Delta V_{I N-P K}}{2}\right)^{2}-\left(V_{\mathbb{I N - P K}-M \mathbb{N}}-\frac{\Delta V_{\mathbb{I N}-\mathrm{PK}}}{2}\right)^{2}} \tag{19}
\end{equation*}
$$

## Output Capacitance

Since the LM3450 is a power factor controller, C1 is minimized and the output capacitor (C11) serves as the main energy storage device. C11 should be a high quality electrolytic capacitor that can tolerate the large current pulses associated with CRM operation. The voltage rating should be at least $25 \%$ greater than the regulated output voltage and, given the desired voltage ripple, the minimum output capacitance is calculated:

$$
\begin{equation*}
\mathrm{C} 11=\frac{\mathrm{P}_{\text {OUT-MAX }}}{2 \times \pi \times f_{\text {L }} \times V_{\text {OUT }} \times \Delta V_{\text {OUT }}} \tag{20}
\end{equation*}
$$

## Definitions

$\Delta \mathrm{v}_{\mathrm{IN} \text {-PK }}$ - Peak Input Voltage Switching Ripple
$\Delta \mathrm{v}_{\text {OUt }}$ - Nominal Output Voltage Ripple
$\Delta v_{C C}-$ Nominal Primary Bias Ripple
$\mathrm{V}_{\mathrm{CC}}$ - Primary Bias Capacitance
$\mathrm{n}_{\mathrm{Aux}}$ - Primary to Auxiliary Turns Ratio
$\mathrm{N}_{\mathrm{A}}$ - Number of Auxiliary Turns
$\mathrm{f}_{2 \mathrm{~L}}$ - Twice Line Frequency

### 8.6 Dimming Decoder and Hold Current

## Dynamic Hold

The LM3450 regulates the minimum input current with a dynamic hold circuit to ensure the triac holding current requirement is satisfied. The regulated minimum current is set by choosing the sense resistor (R34||R36):

$$
\begin{equation*}
\mathrm{I}_{\text {IN-MIN-REG }}=\frac{200 \mathrm{mV}}{\mathrm{R} 34 \| \mathrm{R} 36} \tag{21}
\end{equation*}
$$

The maximum possible holding current (usually occurs during transients when triac fires) is set by choosing the hold resistor (R12||R14||R15) between the source of the Q1 and HOLD:

$$
\begin{equation*}
\mathrm{I}_{\text {HOLD }-\mathrm{MAX}}=\frac{\mathrm{V}_{\mathrm{CC}}}{\mathrm{R} 12\|\mathrm{R} 14\| \mathrm{R} 15+30 \Omega} \tag{22}
\end{equation*}
$$

## Fixed Hold

Since the dynamic hold only regulates the minimum input current during a sample period, the other periods potentially misfire. This can be a problem if the misfire is early in the cycle because the energy transfer to the output is severely reduced and the control loop has to respond to a large system transient at the sampling frequency. A simple effective solution to this problem is to add some fixed holding current after the diode bridge. This can be done by placing a fixed resistance from the source of Q1 to GND. A general rule of thumb is to burn 1 or $2 \%$ of total system power in the fixed hold resistance for best system performance. This will help properly shape the energy transfer during non-sampled cycles and will reduce potential lifetime concerns with snubber and damper circuits that could see multiple misfires per cycle.

## PassFET

The passFET (Q1) is used in its linear region to stand-off the line voltage from the LM3450 controller. Both the $\mathrm{V}_{\mathrm{cC}}$ startup current and the phase dimmer holding current are conducted through the device. Since the holding current is far larger than the startup current and is added regularly, it will dominate the calculations. Given this, Q1 has to block the maximum peak input voltage and conduct the maximum holding current at the sampling interval. The surge handling capability of Q1 is also important and is evaluated by looking at the safe operating area (SOA) of the device. Finally, Q1 needs to be able to dissipate the maximum power. The design equations are:

$$
\begin{align*}
& \mathrm{V}_{\mathrm{Q} 1}=\mathrm{V}_{\text {IN-PK-MAX }} \\
& \mathrm{I}_{\mathrm{Q} 1}=\frac{\mathrm{I}_{\text {HOLD-MAX }}}{10} \\
& \mathrm{P}_{\mathrm{Q} 1}=\frac{2 \times \mathrm{V}_{\mathrm{Q} 1} \times \mathrm{I}_{\mathrm{Q} 1}}{\pi} \tag{23}
\end{align*}
$$

## Angle Sense

$V_{A C}$ is a dual input for both the PFC multiplier and the angle decoder. The resistor divider (R26+R29, R32) should be sized according to the desired angle detect voltage $\mathrm{V}_{\text {DET }}$. . general rule of thumb is to set $\mathrm{V}_{\text {DET }}=$ $\mathrm{V}_{1 \mathbb{N}} / 5$ and choose R26+R29 between $1 \mathrm{M} \Omega$ and $2 \mathrm{M} \Omega$ to limit power dissipation.

$$
\begin{equation*}
R 32=\frac{356 \mathrm{mV} \times(\mathrm{R} 26+\mathrm{R} 29)}{\mathrm{V}_{\mathrm{DET}}-356 \mathrm{mV}} \tag{24}
\end{equation*}
$$

## Filters

The filters (FLT1, FLT2) are chosen to provide the desired dimming transition response (how the light changes during dimmer movement). The filter frequency should be set between 2 Hz and 10 Hz for best operation ( 2 Hz has a fade feeling, 10 Hz is very snappy). The capacitors (C17, C18) can both be set to $1 \mu \mathrm{~F}$ for all designs and given the filter frequencies, the resistors (R24, R25) are calculated:

$$
\begin{align*}
& \mathrm{R} 24=\frac{1}{2 \times \pi \times \mathrm{f}_{\mathrm{FLT} 2} \times \mathrm{C} 17} \\
& \mathrm{R} 25=\frac{1}{2 \times \pi \times \mathrm{f}_{\mathrm{FLT} 1} \times \mathrm{C} 18} \tag{25}
\end{align*}
$$

## Opto-Isolator

A standard low cost opto-isolator (can be the same kind that is used for feedback of the output voltage) is used to transfer the dimming command from DIM to the secondary. It needs to be driven with at least 1 2 mA of current to obtain full 70:1 contrast ratio (more current creates faster edges). The output of the opto-isolator should be clamped to just above the DIM input threshold of the secondary driver. This is accomplished with a 1.8 V Zener clamp (D22) at the EN pin of the LM3409 on the evaluation boards.
Relevant Definitions
$\mathrm{I}_{\mathrm{N}-\mathrm{MIN-REG}}$ - Regulated Minimum Input Current
$I_{\text {Hold-Max }}$ - Maximum Hold Current
$\mathrm{V}_{\mathrm{DET}}$ - Rectified AC Angle Detect Voltage
$\mathrm{f}_{\mathrm{FLT} 1}$ - FLT1 frequency
$\mathrm{f}_{\mathrm{FLT} 2}$ - FLT2 frequency


Figure 15. Control Loop Block Diagram

### 8.7 Voltage Control Loop

The CRM topology requires a narrow bandwidth voltage control loop to regulate the output voltage. This loop needs to be compensated to maintain stability over the desired operating range. The flyback topology is isolated, therefore the LM3450 internal error amplifier is bypassed and an external secondary side error amplifier is used instead. The control loop shown in Figure 15 is comprised of the converter control-tooutput transfer function, the compensator transfer function, and all of the other gains in the loop.
The output voltage is sensed with a resistor divider (R81, R72):

$$
\begin{equation*}
\mathrm{R} 81=\frac{1.24 \mathrm{~V} \times \mathrm{R} 72}{\mathrm{~V}_{\text {OUT }}-1.24 \mathrm{~V}} \tag{26}
\end{equation*}
$$

The converter control-to-output transfer function can be approximated as a single pole system:

$$
\begin{align*}
\mathrm{G}_{\mathrm{VC}}(\mathrm{~s}) & =\mathrm{G}_{\mathrm{C} 0} \times \frac{1}{\left(1+\frac{\mathrm{s}}{\omega_{\mathrm{P} 1}}\right)} \\
\omega_{\mathrm{P} 1} & =\frac{\mathrm{P}_{\mathrm{OUT}-\mathrm{MAX}}}{\mathrm{~V}_{\mathrm{OUT}}{ }^{2} \times \mathrm{C} 11} \\
\mathrm{G}_{\mathrm{C} 0} & =\frac{\mathrm{V}_{\mathrm{OUT}}}{I_{\mathrm{P}-\mathrm{PK}}} \tag{27}
\end{align*}
$$

The feedback gain $\left(\mathrm{H}_{\mathrm{FB}}\right)$ is unity due to the control implementation and the LM3450 device and external gains are defined:

$$
\begin{align*}
\mathrm{G}_{3450} & =\frac{5 \mathrm{k} \Omega \times C T R \times \mathrm{K}_{\mathrm{V}} \times 0.55 \frac{1}{\mathrm{~V}} \times \mathrm{V}_{\mathrm{IN-PK}}}{(\mathrm{R} 30 \| \mathrm{R} 31) \times R 70} \\
\mathrm{~K}_{\mathrm{v}} & =\frac{R 32}{R 32+(R 26+R 29)} \tag{28}
\end{align*}
$$

A standard PI compensator is used on the secondary to stabilize the system. The error amplifier is implemented with an LMV431 and a series resistor (R77) and capacitor (C35) in the feedback path as shown in Figure 16. The output of the LMV431 is tied to the cathode of the opto photo-diode. A resistor ( $R 70=2 k \Omega$ ) from the anode of the photodiode to the bias rail provides the current path and ultimately the output voltage swing of the secondary error amplifier. The primary side of the opto is connected directly to COMP. With the $5 \mathrm{k} \Omega$ internal pull-up resistor, the maximum current through the primary side of the opto will be 1 mA . A higher frequency roll-off pole is placed on the primary in the form of a capacitor (C24) from COMP to GND. The resistor divided flyback output voltage is regulated to the 1.24 V LMV431 internal reference. Note the additional soft-start circuit using C34, D13, and D14.


Figure 16. Secondary Error Amplifier Circuit
The compensator transfer function is defined:

$$
\begin{equation*}
\mathrm{G}_{\mathrm{COMP}}(\mathrm{~s})=\frac{\left(1+\frac{\mathrm{s}}{\omega_{\mathrm{Z} 1}}\right)}{\left(\frac{\mathrm{s}}{\omega_{\mathrm{P} 2}}\right) \times\left(1+\frac{\mathrm{s}}{\omega_{\mathrm{P} 3}}\right)} \tag{29}
\end{equation*}
$$

Where the secondary compensator pole is defined:

$$
\begin{equation*}
\omega_{\mathrm{P} 2}=\frac{1}{\mathrm{R} 72 \times \mathrm{C} 35} \tag{30}
\end{equation*}
$$

And the compensator zero is defined:

$$
\begin{equation*}
\omega_{\mathrm{Z} 1}=\frac{1}{\mathrm{R} 77 \times \mathrm{C} 35} \tag{31}
\end{equation*}
$$

And the primary roll-off pole is defined:

$$
\begin{equation*}
\omega_{\mathrm{P} 3}=\frac{1}{5 \mathrm{k} \Omega \times \mathrm{C} 24} \tag{32}
\end{equation*}
$$

The resulting control loop gain is

$$
\begin{equation*}
\mathrm{T}(\mathrm{~s})=\mathrm{G}_{\text {сомр }}(\mathrm{s}) \times \mathrm{G}_{3450} \times \mathrm{G}_{\mathrm{VC}}(\mathrm{~s}) \times \mathrm{H}_{\mathrm{FB}} \tag{33}
\end{equation*}
$$

The compensator design for this system can be complicated; however with some useful assumptions, it can be made simple. Looking at the total DC gain ( $G_{3450} \times G_{C 0} \times H_{F B}$ ), the following can be made relatively constant over all designs:

- $\mathrm{R} 70=2 \mathrm{k} \Omega$, the $5 \mathrm{k} \Omega$ internal pull-up, and the 0.55 multiplier gain.
- The opto CTR, though variable over temperature, given a fixed supply rail and a fixed R70 value.

In several cases, the product of two DC gain terms can also be identified as relatively constant over all designs if all of the previous LM3450 design methodology is observed:

- $\mathrm{V}_{\mathrm{INPK}}$ and $\mathrm{K}_{\mathrm{V}}$ are almost exactly inversely proportional (given the $\mathrm{V}_{\text {DET }}$ specification method).
- $I_{\text {P.PK }}$ and R30||R31 are closely inversely proportional (given the I LIM specification method).

Given these relationships and following the complete LM3450 design method, the DC gain should only vary largely with change in output voltage (directly proportional).
The output pole of the converter on the other hand follows these basic relationships:

- Pout-max and C11 are exactly directly proportional given a fixed output ripple specification, therefore there is no relative change to $\omega_{\text {P1 }}$.
- $\mathrm{V}_{\text {out }}$ is exactly inversely proportional to $\omega_{\text {P1 }}$ given a fixed output ripple specification.

With the opposing conditions of the output pole moving inversely proportional to $\mathrm{V}_{\text {out }}$ and the DC gain moving proportional to $\mathrm{V}_{\text {out }}$, the net result gives a very consistent uncompensated loop gain. Because of this, a fixed compensator can be used. During prototyping, If stability becomes a concern, the R77 value can be incresed or decreased slightly to provide more phase margin and better stability. In general the compensator calculated in the Design Calculations section is sized to provide around $40^{\circ}$ phase margin at a crossover frequency of 40 Hz . This is a fairly high bandwidth for a PFC converter which will cause there to be some 120 Hz ripple on COMP. This will decrease PF but improve transient response which is very helpful in phase dimmable applications.

## Relevant Definitions

$\mathrm{G}_{\mathrm{vc}}(\mathrm{s})$ - Converter Control-to-Output Transfer Function
$\mathrm{G}_{\mathrm{co}}$ - Converter Control-to-Output DC Gain
$\mathrm{G}_{3450}$ - LM3450 and External Gains
$\mathrm{G}_{\text {comp }}(\mathrm{s})$ - Compensator Transfer Function
$\mathrm{H}_{\text {FB }}$ - Feedback Gain
$\omega_{\text {P1 }}$ - Converter Output Pole
$\omega_{\mathrm{P} 2}$ - Compensator Secondary Integrator Pole
$\omega_{\mathrm{z} 1}$ - Compensator Secondary Zero
$\omega_{\text {P3 }}$ - Compensator Primary HF Pole
T(s) - Total Loop Gain


Figure 17. Input EMI Filter

INSTRUMENTS

### 8.8 Input Filter

## Background

Since the LM3450 is used for AC to DC systems, electromagnetic interference (EMI) filtering is critical to pass the necessary standards for both conducted and radiated EMI. This filter will vary depending on the output power, the switching frequencies, and the layout of the PCB. There are two major components to EMI: differential noise and common-mode noise. Differential noise is typically represented in the EMI spectrum below approximately 500 kHz while common-mode noise shows up at higher frequencies.

## Conducted

Figure 17 shows a typical filter used with an LM3450 design. To conform to conducted standards, a fourth order filter (C1, L2, C7, L1) is implemented using shielded inductors and $X$ rated AC capacitors. This, if sized properly can provide ample attenuation of the switching frequency and lower order harmonics contributing to differential noise. For common-mode noise, a common mode choke (L4) and a capacitor (C6) can be used to filter higher frequency content. A Y rated AC capacitor (C26) from the primary ground to the secondary ground is also critical for reduction of common mode noise. This combination of filters, along with any necessary damping (R2, R3, C2, C3), can easily provide a passing conducted EMI signature.

## Radiated

Conforming to radiated EMI standards is much more difficult and is completely dependent on the entire system including the enclosure. C26 will also greatly help reduce radiated EMI; however, reduction of $\mathrm{dV} / \mathrm{dt}$ on switching edges and PCB layout iterations are frequently necessary as well. Consult available literature and/or an EMI specialist for help with this. It can be a daunting task.

## Interaction with Dimmers

In general, input filters and forward phase dimmers do not work well together. The triac needs a minimum amount of holding current to function. The converter itself is demanding a certain amount of current from the input to provide to its output. With no filter, the difference of the necessary hold current and the converter current is provided by the LM3450 dynamic hold circuit during a sampling interval. Unfortunately, the actual dimmer current is not being monitored; instead a filtered version is being measured. In reality, the input filter is providing or taking current depending upon the $\mathrm{dV} / \mathrm{dt}$ of the capacitors. The discrepancy between the measured input current at ISEN and the actual input current through the triac is the worst at the highest $\mathrm{dV} / \mathrm{dt}$ of the input filter capacitors. The best way to deal with this problem is to minimize filter capacitance and increase the regulated hold current until there is enough current to satisfy the dimmer and filter simultaneously.

### 8.9 Inrush Limiting, Damping and Clamping

## Clamp

Figure 19 shows a large ringing ( $\mathrm{V}_{\text {RING }}$ ) on the Q3 drain due to the leakage inductance of the transformer and output capacitance of Q3. A clamp circuit is necessary to prevent damage to Q3 from excessive voltage. The evaluation boards use a transil (TVS) clamp, shown in Figure 18


Figure 18. Transil Clamp

When Q3 is on and the drain voltage is low, the blocking diode (D5) is reverse biased and the clamp is inactive. When the MosFET is turned off, the drain voltage rises past the nominal voltage (reflected voltage plus the input voltage). If it reaches the TVS clamp voltage + the input voltage, the clamp prevents any further rise. The TVS diode (D1) voltage is set to prevent the MosFET from exceeding its maximum rating:

$$
\begin{equation*}
V_{T V S-D 1} \leq \frac{3}{2} \times V_{R} \tag{34}
\end{equation*}
$$

This clamp method is fairly efficient and very simple compared to other commonly used methods. Note that if the the ringing is large enough that the clamp activates, the ringing energy is radiated at higher frequencies. Depending on PCB layout, EMI filtering method, and other application specific items, the transil clamp can present problems conforming to radiated EMI standards. If the transil clamp becomes problematic, there are many other clamp options easily found in a basic literature search.


Figure 19. Switch Node Ringing

## Inrush

With a forward phase dimmer, a very steep rising edge causes a large inrush current every cycle as shown in Figure 20. Series resistance (R39, R57) can be placed between the filter and the triac to limit the effect of this current on the converter and to provide some of the necessary holding current at the same time. This will, of course, degrade efficiency but some inrush protection is always necessary in any AC system due to startup. The size of R39 and R57 are best found experimentally as they provide attenuation for the whole system.

InsTRUMENTS


Figure 20. Inrush Current Spike

## Damper

The inrush spike also excites a resonance between the input filter of the triac and the input filter of the converter. The associated interaction can cause the current to ring negative, as shown in Figure 20, thereby shutting off the triac. The triac damper (R8, R9, C8, C9), shown in Figure 17, is placed between the dimmer and the EMI filter to absorb some of the ringing energy and reduce the potential for misfires. The damper is also best sized experimentally due to the large variance in triac input filters.

### 8.10 Transient Performance <br> Startup

When using the LM3450 with a phase dimmer, startup can be very disruptive. Any time the dimmer is turned on (via a separate switch or some state where the dimmer has been previously disconnected from its load), the LM3450 will attempt to bring the system to regulation. Because phase dimmers can be turned on and off quickly, the system capacitances may or may not be fully discharged, this can lead to a large variance in startup conditions. The best way to control startup transients is to softstart the dimming command. This can be accomplished by placing a diode (D19), capacitor (C27) and resistor (R50) off the $\mathrm{V}_{\text {ADJ }}$ pin as shown in Figure 21. D19 should have a very low forward voltage and C27 should be between $10 \mu \mathrm{~F}$ and $47 \mu \mathrm{~F}$. R50 is placed across the capacitor to help discharge the capacitor when the LM3450 is shut-off.


Figure 21. DIM Soft-start Circuit

## Fast Dim Down

During quick phase dimmer movement, the effective line transient can cause problems with any phase dimmer. This is because a quick line transient is followed by a slow load transient. This problem only really surfaces with a quick decreasing line transient of fairly large magnitude (aka forcing the dimmer from high to low quickly).
Effectively, the input energy is reduced immediately, but the request for decreased output energy is delayed. Since the output is potentially demanding more energy than the input can produce instantaneously, the control loop will attempt to re-regulate by providing as much energy as possible to the output.

With a large enough transient, the output will sag causing a potential change in output current if the LM3409 goes into dropout. Given the added delay of sampling inherent to the LM3450 controller, a flutter or bobble of light can be magnified This will only happen during the transient, so designers probably won't care for many applications.

To mitigate this problem in high end applications, a circuit is shown in Figure 22 (NOT shown in Simplified Evaluation Board Schematic but exists on evaluation boards) to feed-forward the average line voltage to the LM3450 and force a quick sample period. This method takes the rectified AC and scales and filters it to a DC voltage with some resistors and capacitors (R20, R21, R52, R53, C14, C15). The dV/dt edge of this signal is AC coupled to a PFET (Q4) gate to create a 10's of ms pulse. The signal is then inverted, ac coupled again, and sent to the NFET (Q5) gate. This creates a small reset pulse on $V_{A D J}$.
Pulling $\mathrm{V}_{\text {ADJ }}$ low for over $10 \mu \mathrm{~s}$ will reset the sampling block and force the quickest possible sample. At the same time, FLT1 will immediately be set to minimum and the fastest filters will be enabled.


Figure 22. Line Feed-forward Circuit

## 9 Design Calculations-120V, 15W

The following is a step-by-step procedure with calculations for the 120 V 15 W evaluation board. The 230 V calculations can be done in the same manner. Many components are identical between both boards for simplicity, therefore some components on the 120 V board are over-sized.

### 9.1 Specifications

$\mathrm{f}_{\mathrm{L}}-60 \mathrm{~Hz}$
$\mathrm{f}_{\text {Sw-min }}-40 \mathrm{kHz}$
$\mathrm{V}_{\text {IN }}-120 \mathrm{~V}_{\mathrm{AC}}$
$\mathrm{V}_{\text {IN-MIN }}-85 \mathrm{~V}_{\mathrm{AC}}$
$\mathrm{V}_{\text {IN } \mathrm{Max}}-135 \mathrm{~V}_{\mathrm{AC}}$
$\mathrm{I}_{\text {LED }}-350 \mathrm{~mA}$
$\Delta v_{\text {OUT }}=1 V$
$\Delta \mathrm{v}_{\text {IN-PK }}=35 \mathrm{~V}$
$I_{\text {P-PK-LIM }}=1.65 \mathrm{~A}$
$\mathrm{V}_{\text {T-DES-MAX }}=400 \mathrm{~V}$
$\mathrm{P}_{\text {out } \text { max }}=15 \mathrm{~W}$
$\mathrm{D}_{\text {@IN-MAX-PK }}=0.6$
$\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}$

### 9.2 Preliminary Calculations

Maximum peak input voltage:

$$
\begin{equation*}
V_{\mathbb{N}-P K-\max }=135 \mathrm{~V} \times \sqrt{2}=191 \mathrm{~V} \tag{35}
\end{equation*}
$$

Minimum peak input voltage:

$$
\begin{equation*}
\mathrm{V}_{\mathbb{N}-\mathrm{PK}-\mathrm{MIN}}=85 \mathrm{~V} \times \sqrt{2}=120 \mathrm{~V} \tag{36}
\end{equation*}
$$

Maximum average input current:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{N}-\mathrm{MAX}}=\frac{15 \mathrm{~W}}{0.9 \times 0.85 \times 85 \mathrm{~V}}=231 \mathrm{~mA} \tag{37}
\end{equation*}
$$

Maximum peak input current:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{IN}-\mathrm{PK}-\mathrm{MAX}}=231 \mathrm{mAx} \sqrt{2}=327 \mathrm{~mA} \tag{38}
\end{equation*}
$$

Maximum peak primary current:

$$
\begin{equation*}
I_{\text {P-PK-MAX }}=\frac{2 \times 327 \mathrm{~mA}}{0.5}=1.31 \mathrm{~A} \tag{39}
\end{equation*}
$$

### 9.3 Main Switching MOSFET

Maximum drain-to-source voltage:

$$
\begin{equation*}
V_{T-\text { MAX }}=191 \mathrm{~V}+(1.5 \times 100 \mathrm{~V})=341 \mathrm{~V} \tag{40}
\end{equation*}
$$

Maximum peak MosFET current:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{T}-\mathrm{PK}-\mathrm{MAX}}=1.31 \mathrm{~A} \tag{41}
\end{equation*}
$$

Maximum RMS MosFET current:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{T}-\mathrm{RMS}-\mathrm{MAX}}=1.31 \mathrm{~A} \times \sqrt{\frac{0.5}{3}}=543 \mathrm{~mA} \tag{42}
\end{equation*}
$$

Maximum power dissipation:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{T} \text {-max }}=543 \mathrm{~mA}^{2} \times 1 \Omega=294 \mathrm{~mW} \tag{43}
\end{equation*}
$$

Resulting component choice:
Q3 $\rightarrow 400 \mathrm{~V}, 2 \mathrm{~A}, \mathrm{DPAK}$

### 9.4 Re-circulating DIODE

Maximum reverse blocking voltage:

$$
\begin{equation*}
V_{\text {RD- } \max }=50 \mathrm{~V}+\left(\frac{191 \mathrm{~V}}{2}\right)=145 \mathrm{~V} \tag{45}
\end{equation*}
$$

Maximum peak diode current:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{D} \cdot \mathrm{PK}-\max }=1.31 \mathrm{~A} \times 2=2.62 \mathrm{~A} \tag{46}
\end{equation*}
$$

Maximum average diode current:

$$
\begin{equation*}
I_{D-\operatorname{Max}}=327 \mathrm{~mA} \times 2=654 \mathrm{~mA} \tag{47}
\end{equation*}
$$

Maximum power dissipation:

$$
\begin{equation*}
P_{D . \operatorname{MAX}}=654 \mathrm{~mA} \times 1 \mathrm{~V}=654 \mathrm{~mW} \tag{48}
\end{equation*}
$$

Resulting component choice:

$$
\begin{equation*}
\text { D10 } \rightarrow 200 \mathrm{~V}, 1 \mathrm{~A}, \mathrm{SMB} \tag{49}
\end{equation*}
$$

### 9.5 Current Sense

Sense resistor:

$$
\begin{equation*}
R 30 \| R 31=\frac{1.5 \mathrm{~V}}{1.65 \mathrm{~A}}=0.9 \Omega \tag{50}
\end{equation*}
$$

Power dissipation:

$$
\begin{equation*}
P_{\text {R30||R31 }}=543 \mathrm{~mA}^{2} \times 0.9 \Omega=265 \mathrm{~mW} \tag{51}
\end{equation*}
$$

Resulting component choice:

$$
\begin{array}{|r|}
\hline \mathrm{R} 30\|\mathrm{R} 31 \rightarrow 1 \Omega, 0.25 \mathrm{~W}\| 10 \Omega, 0.25 \mathrm{~W}  \tag{52}\\
\hline
\end{array}
$$

### 9.6 Input Capacitance

Minimum capacitance:

$$
\begin{equation*}
\mathrm{C} 1=\frac{1 \mathrm{mH} \times 1.31 \mathrm{~A}^{2}}{\left(120 \mathrm{~V}+\frac{60 \mathrm{~V}}{2}\right)^{2}-\left(120 \mathrm{~V}-\frac{60 \mathrm{~V}}{2}\right)^{2}}=119 \mathrm{nF} \tag{53}
\end{equation*}
$$

Voltage rating:

$$
\begin{equation*}
V_{C 1}=191 \mathrm{~V} \times 2=382 \mathrm{~V} \tag{54}
\end{equation*}
$$

Resulting component choice:

$$
\begin{equation*}
\mathrm{C} 1 \rightarrow 100 \mathrm{nF}, 400 \mathrm{~V} \tag{55}
\end{equation*}
$$

### 9.7 Output Capacitance

Minimum capacitance:

$$
\begin{equation*}
\mathrm{C} 11=\frac{15 \mathrm{~W}}{2=\pi=60 \mathrm{~Hz}=50 \mathrm{~V} \times 2 \mathrm{~V}}=400 \mu \mathrm{~F} \tag{56}
\end{equation*}
$$

Voltage rating:

$$
\begin{equation*}
V_{\mathrm{C} 11}=50 \mathrm{~V} \times 1.25=62.5 \mathrm{~V} \tag{57}
\end{equation*}
$$

Resulting component choice:

$$
\begin{equation*}
\mathrm{C} 11 \rightarrow 470 \mu \mathrm{~F}, 63 \mathrm{~V} \tag{58}
\end{equation*}
$$

### 9.8 Transformer

Maximum acceptable reflected voltage:

$$
\begin{equation*}
V_{R-M A X}=\frac{2}{3} x(400 \mathrm{~V}-191 \mathrm{~V})=140 \mathrm{~V} \tag{59}
\end{equation*}
$$

Primary to secondary turns ratio:

$$
\begin{equation*}
\mathrm{n}<\frac{140 \mathrm{~V}}{50 \mathrm{~V}}=2.8 \rightarrow 2 \tag{60}
\end{equation*}
$$

Actual reflected voltage:

$$
\begin{equation*}
V_{R}=2 \times 50 \mathrm{~V}=100 \mathrm{~V} \tag{61}
\end{equation*}
$$

Primary to auxiliary turns ratio:

$$
\begin{equation*}
n_{A}<\frac{50 \mathrm{~V}}{12.5 \mathrm{~V}}=4 \tag{62}
\end{equation*}
$$

Transformer primary inductance:

$$
\begin{align*}
\mathrm{L}_{P-M I N} & =\frac{(0.5)^{2} \times 85 \mathrm{~V}}{2 \times 40 \mathrm{kHz} \times 327 \mathrm{~mA}}=812 \mu \mathrm{H} \\
\mathrm{~L}_{P} & \rightarrow 1 \mathrm{mH} \tag{63}
\end{align*}
$$

Number of primary turns:

$$
\begin{equation*}
N_{P}=\sqrt{\frac{1 \mathrm{mH}}{160 \frac{\mathrm{nH}}{\text { turns }^{2}}}}=80 \text { turns } \tag{64}
\end{equation*}
$$

Number of secondary turns:

$$
\begin{equation*}
\mathrm{N}_{\mathrm{S}}=\frac{80 \text { turns }}{2}=40 \text { turns } \tag{65}
\end{equation*}
$$

Number of auxiliary turns:

$$
\begin{equation*}
\mathrm{N}_{\mathrm{A}}=\frac{40 \text { turns }}{4}=10 \text { turns } \tag{66}
\end{equation*}
$$

Maximum flux density:

$$
\begin{equation*}
\mathrm{B}_{\max }=\frac{1 \mathrm{mH} \times 1.31 \mathrm{~A}}{80 \times 52 \mathrm{~mm}^{2}}=314 \mathrm{mT} \tag{67}
\end{equation*}
$$

Resulting component choice:

$$
\begin{array}{|l|}
\hline \mathrm{N}_{\mathrm{P}} \rightarrow 80 \text { turns } \\
\mathrm{N}_{\mathrm{S}} \rightarrow 40 \text { turns } \\
\mathrm{N}_{\mathrm{A}} \rightarrow 10 \text { turns } \tag{68}
\end{array}
$$

### 9.9 Transil Clamp

TVS clamp voltage:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{TVS}-\mathrm{D} 1} \leq \frac{3}{2} \times 100 \mathrm{~V}=150 \mathrm{~V} \tag{69}
\end{equation*}
$$

Resulting component choice:
D1 $\rightarrow 150 \mathrm{~V}$ TVS

### 9.10 Dynamic Hold

ISEN sense resistance:

$$
\begin{equation*}
\mathrm{R} 34 \| \mathrm{R} 36=\frac{200 \mathrm{mV}}{70 \mathrm{~mA}}=2.86 \tag{71}
\end{equation*}
$$

HOLD resistance:

$$
\begin{equation*}
\mathrm{R} 12\|\mathrm{R} 14\| \mathrm{R} 15=\frac{12 \mathrm{~V}-30 \Omega \times 90 \mathrm{~mA}}{90 \mathrm{~mA}}=103 \Omega \tag{72}
\end{equation*}
$$

Resulting component choice:

$$
\begin{array}{|l|}
\hline \mathrm{R} 12||\mathrm{R} 14|| \mathrm{R} 15=300 \Omega| | 300 \Omega \| 300 \Omega \\
\mathrm{R} 34||\mathrm{R} 36=5.62 \Omega|| 5.62 \Omega  \tag{73}\\
\hline
\end{array}
$$

### 9.11 Decoder Input

Resistor divider:

$$
\begin{equation*}
\mathrm{R} 32=\frac{356 \mathrm{mV} \times 1 \mathrm{M} \Omega}{25 \mathrm{~V}-356 \mathrm{mV}}=14.4 \mathrm{k} \Omega \tag{74}
\end{equation*}
$$

Resulting component choice:

| $\mathrm{R} 26+\mathrm{R} 29 \rightarrow 1 \mathrm{M} \Omega$ |
| :--- |
| $\mathrm{R} 32 \rightarrow 14 \mathrm{k} \Omega$ |

### 9.12 Output Voltage Sense

Resistance:

$$
\begin{equation*}
\mathrm{R} 81=\frac{1.24 \mathrm{~V} \times 105 \mathrm{k} \Omega}{(50 \mathrm{~V}-1.24 \mathrm{~V})}=2.67 \mathrm{k} \Omega \tag{76}
\end{equation*}
$$

Resulting component choice:

$$
\begin{aligned}
& R 81 \rightarrow 2.67 \mathrm{k} \Omega \\
& R 72 \rightarrow 105 \mathrm{k} \Omega
\end{aligned}
$$

### 9.13 Loop Compensation

Converter output pole:

$$
\begin{equation*}
\omega_{\mathrm{P} 1}=\frac{15 \mathrm{~W}}{50 \mathrm{~V}^{2} \times 470 \mu \mathrm{~F}}=12.8 \frac{\mathrm{rad}}{\mathrm{sec}} \tag{78}
\end{equation*}
$$

Converter DC gain:

$$
\begin{equation*}
\mathrm{G}_{\mathrm{C} 0}=\frac{50 \mathrm{~V}}{1.31 \mathrm{~A}}=38 \Omega \tag{79}
\end{equation*}
$$

LM3450 and external sensing DC gain:

$$
\begin{equation*}
\mathrm{G}_{3450}=\frac{5 \mathrm{k} \Omega \times 1 \times 0.014 \times 0.55 \frac{1}{\mathrm{~V}} \times 191 \mathrm{~V}}{0.9 \Omega \times 2 \mathrm{k} \Omega}=4.09 \mathrm{~S} \tag{80}
\end{equation*}
$$

Secondary compensator dominant pole:

$$
\begin{equation*}
\omega_{\mathrm{P} 2}=\frac{1}{105 \mathrm{k} \Omega \times 10 \mu \mathrm{~F}}=0.952 \frac{\mathrm{rad}}{\mathrm{sec}} \tag{81}
\end{equation*}
$$

InSTRUMENTS

Secondary compensator zero:

$$
\begin{equation*}
\omega_{\mathrm{P} 2}=\frac{1}{20 \mathrm{k} \Omega \times 10 \mu \mathrm{~F}}=5 \frac{\mathrm{rad}}{\mathrm{sec}} \tag{82}
\end{equation*}
$$

Primary roll-off pole:

$$
\begin{equation*}
\omega_{\mathrm{P} 3}=\frac{1}{5 \mathrm{k} \Omega \times 1 \mu \mathrm{~F}}=200 \frac{\mathrm{rad}}{\mathrm{sec}} \tag{83}
\end{equation*}
$$

Resulting component choice:

$$
\begin{aligned}
& \mathrm{C} 35 \rightarrow 10 \mu \mathrm{~F} \\
& \mathrm{C} 24 \rightarrow 1 \mu \mathrm{~F} \\
& \mathrm{R} 77 \rightarrow 20 \mathrm{k} \Omega
\end{aligned}
$$

10 Complete Evaluation Board Schematic


## 11 120V Bill of Materials

Table 1. 120 V Bill of Materials

| Reference Designator | Part Value | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: |
| C1 | CAP MPY 0.1 $\mu \mathrm{F} 400 \mathrm{~V}$ RAD | EPCOS | B32612A4104J008 |
| C2, C8, C9 | CAP CER $0.22 \mu \mathrm{~F} 250 \mathrm{~V} 1210$ | MURATA | GRM32DR72E224KW01L |
| C3 | CAP CER $0.1 \mu \mathrm{~F} 250 \mathrm{~V} 1210$ | MURATA | GRM32DR72E104KW01L |
| C4, C44 | CAP ELEC $100 \mu \mathrm{~F} 50 \mathrm{~V}$ RAD | NICHICON | UHE1H101MPD |
| C5, C23, C37, C42 | CAP CER 0.10رF 50V 0603 | MURATA | GRM188R71H104KA93D |
| C6 | CAP MPY 33nF 250VAC X1 RAD | EPCOS | B32912A4733M |
| C7 | CAP MPY 47nF 250VAC X1 RAD | EPCOS | B32912A3333M |
| C11 | CAP ELEC $470 \mu \mathrm{~F} 63 \mathrm{~V}$ RAD | NICHICON | UPW1J471MHD3 |
| C12, C14, C15 | CAP CER $1 \mu \mathrm{~F} 50 \mathrm{~V} 1206$ | TDK | C3216X7R1H105K |
| C13, C34 | CAP CER $1 \mu \mathrm{~F} 100 \mathrm{~V} 1206$ | TDK | C3216X7R2A105M |
| C17, C18, C24, C36 | CAP CER 1 1 F 6.3 V 0603 | MURATA | GRM188R71C105KA12D |
| C19, C22 | CAP CER $0.22 \mu \mathrm{~F} 16 \mathrm{~V} 0603$ | TDK | C1608X7R1C224K |
| C21, C43, C46 | CAP CER 10nF 25 V 0603 | MURATA | GRM188R71E103KA01D |
| C26 | CAP CER 4.7nF 500VAC Y1 RAD | EPCOS | VY1472M63Y5UQ63V0 |
| C27 | CAP CER 47 4 F 6.3 V 0805 | TAIYO YUDEN | JMK212BJ476MG-T |
| C35 | CAP CER 10رF 16V 1206 | MURATA | GRM31CR71C106KAC7L |
| C38 | CAP CER $2.2 \mu \mathrm{~F} 6.3 \mathrm{~V} 0603$ | TDK | C1608X5R0J225M |
| C39 | CAP CER 470pF 100V 0603 | TDK | C1608C0G2A471J |
| C47 | CAP CER 4.7 $\mu \mathrm{F} 100 \mathrm{~V} 2220$ | TDK | C5750X7R2A475K |
| D1 | DIODE TVS 150V 600W UNI SMB | LITTLEFUSE | SMBJ150A |
| D2, D3, D6, D7 | DIODE GEN PURPOSE 1000V 1A SMA | COMCHIP | CGRA4007-G |
| D4, D9 | DIODE ULTRAFAST 100V 0.2A SOT-23 | FAIRCHILD | MMBD914 |
| D5 | DIODE ULTRAFAST 600V 1A SMA | FAIRCHILD | ES1J |
| D8, D10 | DIODE ULTRAFAST 200V 1A SMA | FAIRCHILD | ES1D |
| D11, D12, D18 | DIODE ZENER 10V 500mW SOD-123 | FAIRCHILD | MMSZ5240B |
| D13 | DIODE ULTRAFAST 70V 0.2A SOT-23 | FAIRCHILD | BAV99 |
| D14 | DIODE ZENER 3.3V 500mW SOD-123 | ON-SEMI | MMSZ3V3T1G |
| D15 | DIODE SCHOTTKY 60V 2A SMB | ON-SEMI | SS26T3G |
| D16 | DIODE ZENER 24V 3W SMA | MICRO-SEMI | SMAJ5934B-TP |
| D17 | DIODE SCHOTTKY 20V 3A SMA | FAIRCHILD | ES2AA-13-F |
| D19 | DIODE SCHOTTKY 20V 0.5A SOT-23 | NXP SEMI | PMEG2005ET,215 |
| D21 | DIODE ZENER 3V 500MW SOD-123 | ON-SEMI | MMSZ4683T1G |
| D22 | DIODE ZENER 1.8V 500MW SOD-123 | ON-SEMI | MMSZ4678T1G |
| J3, J5, J15, J16 | TERMINAL TURRET DOUBLE TH | KEYSTONE | 1502-2 |
| L1, L2 | IND SHIELD 1mH 0.46A SMT | COILCRAFT | MSS1038-105KL |
| L3 | IND SHIELD 470 $\mu \mathrm{H}$ 1.06A SMT | COILCRAFT | MSS1260-474KLB |
| L4 | IND LINE FILTER 6mH 0.3A 11M | PANASONIC | ELF-11M030E |
| Q1 | MOSFET N-CH 800V 3A DPAK | ST MICRO | STD3NK80ZT4 |
| Q2, Q6, Q8 | TRANS NPN 40V 0.6A SOT-23 | FAIRCHILD | MMBT4401 |
| Q3 | MOSFET N-CH 600V 4.4A DPAK | INFINEON | IPD60R950C6 |
| Q4 | MOSFET P-CH 20V 3.7A SOT-23 | VISHAY | SI2323DS |
| Q5 | MOSFET N-CH 60V 260MA SOT-23 | ON-SEMI | 2N7002ET1G |
| Q7 | MOSFET P-CH 70V 5.7A DPAK | ZETEX | ZXMP7A17K |
| R1, R18, R58 | RES 10k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW060310K0FKEA |
| R2, R3 | RES 820^ 5\% 1W 2512 | VISHAY | CRCW2512820RJNEG |
| R5, R7 | RES 200k $21 \% 0.25 \mathrm{~W} 1206$ | VISHAY | CRCW1206200KFKEA |

Table 1. 120 V Bill of Materials (continued)

| R6 | RES 0 5\% 0.25W 1206 | VISHAY | CRCW12060000Z0EA |
| :---: | :---: | :---: | :---: |
| R8, R9 | RES 680 5\% 1W 2512 | VISHAY | CRCW2512680RJNEG |
| R10 | RES 20』 1\% 0.25W 1206 | VISHAY | CRCW120620R0FKEA |
| R11, R30 | RES 10ת 1\% 0.25W 1206 | VISHAY | CRCW120610R0FKEA |
| R12, R14, R15 | RES 301』 1\% 0.25W 1206 | VISHAY | CRCW1206301RFKEA |
| R16 | RES 6.04k $1 \% 0.125 \mathrm{~W} 0805$ | VISHAY | CRCW08056K04FKEA |
| R17, R27, R50 | RES 100kS 1\% 0.1W 0603 | VISHAY | CRCW0603100KFKEA |
| $\begin{aligned} & \text { R19, R41, R43, R46, R59, } \\ & \text { R73 } \end{aligned}$ | RES $0 \Omega 5 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW06030000Z0EA |
| R20 | RES 5.36k $1 \% 0.25 \mathrm{~W} 1206$ | VISHAY | CRCW12065K36FKEA |
| R21 | RES 5.36k 1\% 0.1W 0603 | VISHAY | CRCW06035K36FKEA |
| R22, R35, R37 | RES 30.1k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW060330K1FKEA |
| R23 | RES 3.01k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW06033K01FKEA |
| R24, R25 | RES 75.0k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW060375K0FKEA |
| R26, R29, R53 | RES 499k $1 \% 0.25 \% 1206$ | VISHAY | CRCW1206499KFKEA |
| R28 | RES 10, 5\% 0.125W 0805 | VISHAY | CRCW080510R0JNEA |
| R31 | RES $1.00 \Omega 1 \% 0.33 \mathrm{~W} 1210$ | VISHAY | CRCW12101R00FNEA |
| R32 | RES 14.0k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW060314K0FKEA |
| R34, R36 | RES $5.62 \Omega 1 \% 0.25 \mathrm{~W} 1206$ | VISHAY | CRCW12065R62FNEA |
| R38 | RES $5.11 \mathrm{k} \Omega 1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW06035K11FKEA |
| R39, R57 | RES $10 \Omega 10 \%$ 2W FILM | WELWYN | EMC2-10R0 |
| R48, R51 | RES 20.0kS 1\% 0.25W 1206 | VISHAY | CRCW120620K0FKEA |
| R52 | RES 1.00M $1 \% 0.25 \mathrm{~W} 1206$ | VISHAY | CRCW12061M00FKEA |
| R60 | RES 2.49k $1 \% 0.125 \mathrm{~W} 0805$ | VISHAY | CRCW08052K49FKEA |
| R69, R77 | RES 20.0k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW060320K0FKEA |
| R70 | RES 2.00k $1 \% 0.125 \mathrm{~W} 0805$ | VISHAY | CRCW08052K00FKEA |
| R71 | RES 10.0k $1 \% 0.125 \mathrm{~W} 0805$ | VISHAY | CRCW080510K0FKEA |
| R72 | RES 105k $1 \% 0.125 \mathrm{~W} 0805$ | VISHAY | CRCW0805105KFKEA |
| R81 | RES 2.67k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW06032K67FKEA |
| R83 | RES . $62 \Omega 1 \% 0.52010$ SMD | ROHM | MCR50JZHFLR620 |
| R84 | RES 80.6k 1\% 0.1W 0603 | VISHAY | CRCW060380K6FKEA |
| T1 | XFORMER 120V 15W OUTPUT 50V | WURTH | 750813550 |
| U1 | IC PFC CONT 16-TSSOP | TI | LM3450 |
| U8, U9 | OPTO-ISOLATOR SMD | LITE ON | CNY17F-3S |
| U10 | IC SHUNT REG SOT-23 | TI | LMV431A |
| U11 | IC LED DRIVR 10-MSOP-PowerPAD™ | TI | LM3409HV |
| Any not specified | Do not populate |  |  |

## 12 230V Bill of Materials

Table 2. 230V Bill of Materials

| Reference Designator | Part Value | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: |
| C1 | CAP MPY 0.14F 400V RAD | EPCOS | B32612A4104J008 |
| C2, C3, C8, C9 | CAP CER 68nF 250 V 1210 | MURATA | GRM32QR72E683KW01L |
| C4, C44 | CAP ELEC $100 \mu \mathrm{~F} 50 \mathrm{~V}$ RAD | NICHICON | UHE1H101MPD |
| C5, C23, C37, C42 | CAP CER $0.10 \mu \mathrm{~F} 50 \mathrm{~V} 0603$ | MURATA | GRM188R71H104KA93D |
| C6 | CAP MPY 33nF 250VAC X1 RAD | EPCOS | B32912A4733M |
| C7 | CAP MPY 47nF 250VAC X1 RAD | EPCOS | B32912A3333M |
| C11 | CAP ELEC $470 \mu \mathrm{~F} 63 \mathrm{~V}$ RAD | NICHICON | UPW1J471MHD3 |
| C12, C14, C15 | CAP CER $1 \mu \mathrm{~F} 50 \mathrm{~V} 1206$ | TDK | C3216X7R1H105K |
| C13, C34 | CAP CER $1 \mu \mathrm{~F} 100 \mathrm{~V} 1206$ | TDK | C3216X7R2A105M |
| C17, C18, C24, C36 | CAP CER 1 1 F 6.3 V 0603 | MURATA | GRM188R71C105KA12D |
| C19, C22 | CAP CER 0.22 F 16V 0603 | TDK | C1608X7R1C224K |
| C21, C43, C46 | CAP CER 10nF 25V 0603 | MURATA | GRM188R71E103KA01D |
| C26 | CAP CER 4.7nF 500VAC Y1 RAD | EPCOS | VY1472M63Y5UQ63V0 |
| C27 | CAP CER 47 F 6.3V 0805 | TAIYO YUDEN | JMK212BJ476MG-T |
| C35 | CAP CER 10ヶF 16V 1206 | MURATA | GRM31CR71C106KAC7L |
| C38 | CAP CER 2.2 2 F 6.3 V 0603 | TDK | C1608X5R0J225M |
| C39 | CAP CER 470pF 100V 0603 | TDK | C1608C0G2A471J |
| C47 | CAP CER 4.7رF 100V 2220 | TDK | C5750X7R2A475K |
| D1 | DIODE TVS 220V 600W UNI SMB | LITTLEFUSE | SMBJ220A |
| D2, D3, D6, D7 | DIODE GEN PURPOSE 1000V 1A SMA | COMCHIP | CGRA4007-G |
| D4, D9 | DIODE ULTRAFAST 100V 0.2A SOT-23 | FAIRCHILD | MMBD914 |
| D5 | DIODE ULTRAFAST 600V 1A SMA | FAIRCHILD | ES1J |
| D8 | DIODE ULTRAFAST 200V 1A SMA | FAIRCHILD | ES1D |
| D10 | DIODE ULTRAFAST 300V 1A SMA | FAIRCHILD | ES1F |
| D11, D12, D18 | DIODE ZENER 10V 500mW SOD-123 | FAIRCHILD | MMSZ5240B |
| D13 | DIODE ULTRAFAST 70V 0.2A SOT-23 | FAIRCHILD | BAV99 |
| D14 | DIODE ZENER 3.3V 500mW SOD-123 | ON-SEMI | MMSZ3V3T1G |
| D15 | DIODE SCHOTTKY 60V 2A SMB | ON-SEMI | SS26T3G |
| D16 | DIODE ZENER 24V 3W SMA | MICRO-SEMI | SMAJ5934B-TP |
| D17 | DIODE SCHOTTKY 20V 3A SMA | FAIRCHILD | ES2AA-13-F |
| D19 | DIODE SCHOTTKY 20V 0.5A SOT-23 | NXP SEMI | PMEG2005ET,215 |
| D21 | DIODE ZENER 3V 500MW SOD-123 | ON-SEMI | MMSZ4683T1G |
| D22 | DIODE ZENER 1.8V 500MW SOD-123 | ON-SEMI | MMSZ4678T1G |
| J3, J5, J15, J16 | TERMINAL TURRET DOUBLE TH | KEYSTONE | 1502-2 |
| L1, L2 | IND SHIELD 1mH 0.46A SMT | COILCRAFT | MSS1038-105KL |
| L3 | IND SHIELD 470 ${ }^{\text {H }}$ 1.06A SMT | COILCRAFT | MSS1260-474KLB |
| L4 | IND LINE FILTER 6mH 0.3A 11M | PANASONIC | ELF-11M030E |
| Q1, Q3 | MOSFET N-CH 800V 3A DPAK | ST MICRO | STD3NK80ZT4 |
| Q2, Q6, Q8 | TRANS NPN 40V 0.6A SOT-23 | FAIRCHILD | MMBT4401 |
| Q4 | MOSFET P-CH 20V 3.7A SOT-23 | VISHAY | SI2323DS |
| Q5 | MOSFET N-CH 60V 260MA SOT-23 | ON-SEMI | 2N7002ET1G |
| Q7 | MOSFET P-CH 70V 5.7A DPAK | ZETEX | ZXMP7A17K |
| R1, R18, R58, R77 | RES 10k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW060310K0FKEA |
| R2, R3 | RES 3.3k 5 \% 1W 2512 | VISHAY | CRCW25123K30JNEG |
| R5, R7 | RES 475k $1 \% 0.25 \mathrm{~W} 1206$ | VISHAY | CRCW1206475KFKEA |
| R6 | RES 0 0 5\% 0.25W 1206 | VISHAY | CRCW12060000ZOEA |

Table 2. 230V Bill of Materials (continued)

| R8, R9 | RES 1k 2 \% 1W 2512 | VISHAY | CRCW25121K00JNEG |
| :---: | :---: | :---: | :---: |
| R10 | RES 20ת 1\% 0.25W 1206 | VISHAY | CRCW120620R0FKEA |
| R11, R30 | RES 10ת 1\% 0.25W 1206 | VISHAY | CRCW120610R0FKEA |
| R12, R14, R15 | RES 301』 1\% 0.25W 1206 | VISHAY | CRCW1206301RFKEA |
| R16 | RES 6.04k $1 \% 0.125 \mathrm{~W} 0805$ | VISHAY | CRCW08056K04FKEA |
| R17, R27, R50 | RES 100k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW0603100KFKEA |
| $\begin{aligned} & \text { R19, R41, R43, R46, R59, } \\ & \text { R73 } \end{aligned}$ | RES $0 \Omega 5 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW06030000ZOEA |
| R20 | RES 5.36k $1 \% 0.25 \mathrm{~W} 1206$ | VISHAY | CRCW12065K36FKEA |
| R21 | RES 5.36k 1\% 0.1W 0603 | VISHAY | CRCW06035K36FKEA |
| R22, R35, R37 | RES 30.1k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW060330K1FKEA |
| R23, R32 | RES 15k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW060315K0FKEA |
| R24, R25 | RES 75.0k $\Omega$ 1\% 0.1W 0603 | VISHAY | CRCW060375K0FKEA |
| R26, R29, R52 | RES 1.00M $1 \% 0.25 \mathrm{~W} 1206$ | VISHAY | CRCW12061M00FKEA |
| R28 | RES 10ת 5\% 0.125W 0805 | VISHAY | CRCW080510R0JNEA |
| R31 | RES $1.00 \Omega 1 \% 0.33 \mathrm{~W} 1210$ | VISHAY | CRCW12101R00FNEA |
| R34, R36 | RES $5.62 \Omega 1 \% 0.25 \mathrm{~W} 1206$ | VISHAY | CRCW12065R62FNEA |
| R38 | RES $5.11 \mathrm{k} \Omega 1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW06035K11FKEA |
| R39, R57 | RES 27S 10\% 2W FILM | WELWYN | EMC2-27R0 |
| R48, R51 | RES 20.0k $1 \% 0.25 \mathrm{~W} 1206$ | VISHAY | CRCW120620K0FKEA |
| R53 | RES 249k $21 \% 0.25 \mathrm{~W} 1206$ | VISHAY | CRCW1206249KFKEA |
| R60 | RES 4.99k $1 \% 0.125 \mathrm{~W} 0805$ | VISHAY | CRCW08054K99FKEA |
| R69 | RES 20.0k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW060320K0FKEA |
| R70 | RES 2.00k $1 \% 0.125 \mathrm{~W} 0805$ | VISHAY | CRCW08052K00FKEA |
| R71 | RES 10.0k $1 \% 0.125 \mathrm{~W} 0805$ | VISHAY | CRCW080510K0FKEA |
| R72 | RES 105k $1 \% 0.125 \mathrm{~W} 0805$ | VISHAY | CRCW0805105KFKEA |
| R81 | RES 2.67k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW06032K67FKEA |
| R83 | RES . $62 \Omega 1 \% 0.52010$ SMD | ROHM | MCR50JZHFLR620 |
| R84 | RES 80.6k $1 \% 0.1 \mathrm{~W} 0603$ | VISHAY | CRCW060380K6FKEA |
| T1 | XFORMER 120V 15W OUTPUT 50V | WURTH | 750813550 |
| U1 | IC PFC CONT 16-TSSOP | TI | LM3450 |
| U8, U9 | OPTO-ISOLATOR SMD | LITE ON | CNY17F-3S |
| U10 | IC SHUNT REG SOT-23 | TI | LMV431A |
| U11 | IC LED DRIVR 10-MSOP-PowerPAD | TI | LM3409HV |
| Any not specified | Do not populate |  |  |

13 PCB Layout


Figure 23. Top Copper and Silkscreen


Figure 24. Bottom Copper and Silkscreen

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products |  | Applications |  |
| :---: | :---: | :---: | :---: |
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com |  |  |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessco |  |  |

