1 Introduction

The LM5019 evaluation board provides the design engineer with a fully functional buck regulator, employing the constant on-time (COT) operating principle. This evaluation board provides a 10V output over an input range of 12.5V to 100V.

The board’s specifications are:
- Input Range: 12.5V to 95V, transients up to 100V (absolute maximum)
- Output Voltage: 10V
- Output Current: 100mA
- Nominal Switching Frequency ~ 440kHz
- Measured Efficiency: 85% at 100mA and VIN = 24V
- Board size: 5.5 cm x 4.5 cm

Figure 1. Evaluation Board (Top View)
2 Theory of Operation

Refer to the evaluation board schematic in Figure 2. When the circuit is in regulation, the buck switch is turned on each cycle for a time determined by R3 and VIN according to the equation:

$$T_{ON} = \frac{10^{10} \times R3}{V_{IN}}$$

(1)

The on-time of this evaluation board ranges from 5.56µs at VIN = 12V to 702ns at VIN = 95V. The on-time varies inversely with input voltage. At the end of each on-time the buck switch is off for at least 144ns. In normal operation, the off-time is much longer. During the off-time, the load current is supplied by the output capacitor (C9). When the output voltage falls sufficiently that the voltage at FB is below 1.225V, the regulation comparator initiates a new on-time period. For stable, fixed frequency operation, a minimum of 25mV of ripple is required at FB to switch the regulation comparator. Refer to the LM5019 100V, 100mA Constant On-Time Synchronous Buck Regulator (SNVS788) data sheet for a more detailed block diagram, and a complete description of the various functional blocks.

3 UVLO

The UVLO resistors (R5, R7) are selected using the following two equations:

$$V_{IN(HYS)} = I_{VBE}R5$$

(2)

and

$$V_{IN(UVLO,rising)} = 1.225V \times \left( \frac{R5}{R7} + 1 \right)$$

(3)

On this evaluation board R5=127kΩ and R7=14.0kΩ, resulting in UVLO rising threshold at VIN=12V and a hysteresis of 2.5V.

4 Board Connection and Start-up

The input connections are made to the TP1 (VIN) and TP2 (GND) terminals. The load is connected to the TP3 (VOUT) AND TP5 (GND) terminals. Ensure the wires are adequately sized for the intended load current. Before start-up a voltmeter should be connected to the input terminals, and to the output terminals. The load current should be monitored with an ammeter or a current probe. It is recommended that the input voltage be increased gradually to 12V, at which time the output voltage should be 10V. If the output voltage is correct, then increase the input voltage as desired and proceed with evaluating the circuit. DO NOT EXCEED 100V AT VIN. Caution: Do not leave EVM powered when unattended.
Table 1. Bill of Materials

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
<th>Mfg., Part Number</th>
<th>Package</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>C5</td>
<td>Ceramic Capacitor</td>
<td>Kemet, C0805C104K1RACTU</td>
<td>0805</td>
<td>0.1uF, 100V, X7R</td>
</tr>
<tr>
<td>C7</td>
<td>Ceramic Capacitor</td>
<td>TDK, C2012X71R1C105K</td>
<td>0805</td>
<td>1uF, 16V, X7R</td>
</tr>
<tr>
<td>C8</td>
<td>Ceramic Capacitor</td>
<td>Murata, GRM188R71E104KA01D</td>
<td>0603</td>
<td>0.1uF, 25V, X7R, 0603</td>
</tr>
<tr>
<td>C9</td>
<td>Ceramic Capacitor</td>
<td>Murata, GRM218R61E475KA12L</td>
<td>0805</td>
<td>4.7uF, 25V, X5R</td>
</tr>
<tr>
<td>D2</td>
<td>Diode</td>
<td>Diodes, Inc., SDM10U45–7–F</td>
<td>SOD-523</td>
<td>Schottky, 45V, 0.1A</td>
</tr>
<tr>
<td>L1</td>
<td>Inductor</td>
<td>Bourns, SRR0603–221kL</td>
<td>6.5mm x 6.5mm</td>
<td>220uH, 0.310A</td>
</tr>
<tr>
<td></td>
<td>Alternate Inductor</td>
<td>Wurth, 744053221</td>
<td>5.8mm x 5.8mm</td>
<td>220uH, 0.290A</td>
</tr>
<tr>
<td></td>
<td>Alternate Inductor</td>
<td>Coilcraft, LPS5030–224</td>
<td>5mm x 5mm</td>
<td>220uH, 0.245A</td>
</tr>
<tr>
<td>R1</td>
<td>Resistor</td>
<td>Vishay-Dale, CRCW08056K98FKEA</td>
<td>0805</td>
<td>220uH, 0.6A</td>
</tr>
<tr>
<td>R2</td>
<td>Resistor</td>
<td>Vishay-Dale, CRCW08051R50FKEA</td>
<td>0805</td>
<td>1.50 ohm, 1%, 0.125W</td>
</tr>
<tr>
<td>R3</td>
<td>Resistor</td>
<td>Vishay-Dale, CRCW0805237KFKEA</td>
<td>0805</td>
<td>237k ohm, 1%, 0.125W</td>
</tr>
<tr>
<td>R5</td>
<td>Resistor</td>
<td>Vishay-Dale, CRCW0805127KFKEA</td>
<td>0805</td>
<td>127k ohm, 1%, 0.125W</td>
</tr>
<tr>
<td>R6</td>
<td>Resistor</td>
<td>Vishay-Dale, CRCW08051K00FKEA</td>
<td>0805</td>
<td>1.00k ohm, 1%, 0.125W</td>
</tr>
<tr>
<td>R7</td>
<td>Resistor</td>
<td>Vishay-Dale, CRCW08051K0FKEA</td>
<td>0805</td>
<td>14.0k ohm, 1%, 0.125W</td>
</tr>
<tr>
<td>U1</td>
<td>Sync Switching</td>
<td>Texas Instruments, LM5019</td>
<td>SO PowerPAD-8</td>
<td>100V, 100 mA</td>
</tr>
</tbody>
</table>

5 Ripple Configuration

The LM5019 is a constant-on-time (COT) buck, and requires adequate ripple at feedback (FB) node. Three commonly used ripple generation methods are shown in Table 2. The LM5019 evaluation board has been supplied with reduced ripple configuration (Type 2). For more information on ripple configuration, refer to LM5019 datasheet.

Table 2. Ripple Configuration

<table>
<thead>
<tr>
<th>Type 1 Lowest Cost Configuration</th>
<th>Type 2 Reduced Ripple Configuration</th>
<th>Type 3 Minimum Ripple Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>![Circuit Diagram](C8 open. Select R2:)</td>
<td>![Circuit Diagram](Select R2 and C8:)</td>
<td>![Circuit Diagram](Not on Board)</td>
</tr>
</tbody>
</table>

C8 open. Select R2:

\[
R_2 \geq \frac{40 \text{mV}}{\Delta I_{\text{MIN}}} \times \frac{V_{\text{OUT}}}{V_{\text{REF}}} \quad (4)
\]

Select R2 and C8:

\[
C_8 \geq \frac{5}{f_{\text{SW}}(R_1 \parallel R_6)} \quad (5)
\]

\[
R_2 \geq \frac{40 \text{mV}}{\Delta I} \quad (5)
\]

\[
R_r \times C_r \geq \frac{(V_{\text{IN(MIN)}} - V_{\text{OUT}})T_{\text{ON}}}{40 \text{mV}} \quad (6)
\]
6 Performance Curves

Figure 3. Efficiency vs Load Current

Figure 4. Frequency vs Input Voltage

Figure 5. Typical Switching Waveform (VIN=48V, Iout=100mA)
Figure 6. Board Silkscreen

Figure 7. Board Top Layer
Figure 8. Board Bottom Layer
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated