TI Designs High Speed: Verified Design TSW1265 Dual-Wideband RF-to-Digital Receiver

Texas Instruments

TI Designs High Speed

TI Designs High Speed designs are analog solutions created by TI's analog experts. Verified Designs offer the theory, part selection, simulation, complete PCB schematic & layout, bill of materials, and measured performance of useful circuits. Circuit modifications that help to meet alternate design goals are also discussed.

Design Resources

Design Zip File	Simulations, PCB, Gerber, BOM
ADS4249	Product Folder
LMH6521	Product Folder
LMK04800	LMK0480x Family Datasheet

Design Description

The TSW1265EVM is a wideband dual receiver reference design and evaluation platform. The signal chain allows conversion from RF to bits using a dual-channel downconverter mixer, the LMH6521 dual-channel DVGA, and the ADS4249 14-bit 250-MSPS ADC. The TSW1265EVM also includes the LMK04800 dual-PLL clock jitter cleaner and generator to provide an onboard low-noise clocking solution.







An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

Windows is a registered trademark of Microsoft Corporation. All other trademarks are the property of their respective owners.

1 Introduction

1.1 Overview

The TSW1265EVM evaluation module is a wideband, dual-receiver reference design and evaluation platform. The signal chain allows conversion from RF to bits using a dual-channel downconversion mixer, the LMH6521 dual-channel, digitally controlled variable gain amplifier (DVGA), and the ADS4249 14-bit 250-MSPS analog-to-digital converter (ADC). The TSW1265EVM also includes the LMK04800 dual-PLL clock jitter cleaner and generator to provide an onboard low-noise clocking solution. A provided software GUI allows for configuration of the ADS4249 and LMK04800. Either the GUI or an FPGA using the high-speed connector can control the gain of the LMH6521 DVGA. The EVM mates with the TSW1400 pattern capture and generation card to capture data from the ADS4249. Then, the High Speed Data Converter Pro software tool (SLWC107) can perform signal analysis. The TSW1265EVM product folder on the TI.com (www.ti.com/tool/tsw1265evm) contains the EVM schematic, bill of materials, and layout files (see SLAR061).

The default configuration of the board allows for an RF frequency of 1700 MHz to 2200 MHz and an LO frequency of 1750 MHz to 2700 MHz. The IF portion of the board, starting at the output of the mixer to the ADC input, is set for a center frequency of 187.5 MHz and a 1-dB bandwidth of 75 MHz. Modification of both the RF and IF frequency ranges is possible and is discussed later.

A software GUI allows for configuring the ADS4249 and LMK04800. The GUI, or alternatively through the high-speed connector with an FPGA, can control the gain of the LMH6521 DVGA. The EVM mates with the TSW1400 pattern capture and generation board to capture data from the ADS4249. The High Speed Data Converter Pro software tool then can perform signal analysis. The TSW1400 and High Speed Data Converter Pro greatly simplify the evaluation process by providing the hardware and software necessary for pattern capture and analysis.



1.2 Block Diagram

Figure 1 shows the block diagram of the TSW1265EVM.



Figure 1. TSW1265EVM Block Diagram

2 Software Control

This section provides installation instructions and explanations of the TSW1265 GUI.

2.1 Installation Instructions

- 1. The software can be downloaded from the TSW1265EVM production page on www.ti.com. Find the page by searching for *TSW1265EVM*. The software appears under the *Related Products* section on the *TI Software* tab.
- 2. Extract the files from the zip file named *TSW1265 GUI vXpY Installer.zip* where *XpY* represents the version number.
- 3. Run setup.exe, and follow the installation prompts.
- 4. Start the GUI by going to the Start Menu \rightarrow All Programs \rightarrow Texas Instruments ADCs \rightarrow TSW1265 GUI.
- 5. When plugging the board into the computer for the first time through the USB cable, you are prompted to install the USB drivers.
 - Windows® XP: If Windows XP does not automatically install the drivers, follow the prompts on the screen to do so. Do not let Windows XP search Microsoft Update for the drivers, but do let Windows XP install the drivers automatically.
 - Windows 7: After installing the TSW1265 GUI, Windows 7 should automatically be able to install the drivers for the TSW1265EVM with no input from the user.

2.2 Software Operation

The TSW1265 GUI allows the user to program the ADS4249, LMH6521, and LMK04800 for proper operation. The controls for each device are split between different tabs for a simplified interface. Detailed descriptions for each tab are below.



2.2.1 ADS4249 Control Tab



Figure 2. ADS4249 Control Tab

Section	Description
Reset/Readout	Controls the reset and readout functions. Note that readout is not currently functional.
Powerdown Modes	Put the device into either global or standby powerdown modes to lower power consumption.
Digital Functions	Enable or disable the digital gain functions and set the gain value. Also enables use of test patterns and offset correction.
Performance Modes	Set the various performance modes
Data and Clock Outputs	Change parameters of the digital and clock outputs such as levels, data format, and output buffer type.
Test Patterns	Set the test patterns of both channels for testing and troubleshooting of the digital interface.
Offset Correction	Enable and set parameters of the offset correction feature.



Software Control

www.ti.com

2.2.2 LMK04800 Main Tab

SW1265 GUI v1.0	d All Save Load F	Lead All Reset USB	EX
54249 Control LMK04800 Main LMK04800 C	Outputs LMK04800 Advanced LM	H6521 Gain	ADS4249 Registe
Power Down Recet Mode Select		OSCout	x00 x00
Power Down Reset Mode Select	Dual PLL Internal VCO	PD OSCin O Di idae	x03 x00
CLKin Settings CLKin_SELECT_MODE Pin Select Mode CLKin0 BUF Type Bipolar CLKin1 BUF Type Bipolar CLKin0 PreR Div CLKin1 PreR Div 1	VCO Divider VCO Divider EN FB MUX Feedback MUX CLKout0	EN OSCout0 8 EN OSCout1 6 OSCout0 Type OSCout1 Type UVDS UVPECL OSCout0 MUX OSCout1 MUX Bypass Bypass	x25 x00 x29 x00 x3D x00 x3T x00 x40 x00 x41 x00 x42 x00 x45 x00 LMK04800 Regist
PLL 1 Settings SYNC PLL1 CP Tri-state R Divider N Divider CP Pol 96 192 Pos. Window Size DLD Count CP Gain 40 ns 1024 100 uA	EN XTAL SYNC PLL2 Prescalar R Divider N Divid 2 4 4 PLL2 Fast PDF N Cal E 2 > 100 MHz 48 Ref Frequency XTAL Level 2 Normal (1x) 1.65 Vpp	CP Tri-state Window Size CP Pol 3.7 ns Neg. Neg. DLD Count CP Gain 8192 3200 uA Internal Loop Filter: C3 210 pF C4 210 pF	x01 x400A81 x02 x400A81 x03 x200A80 x04 x000A81 x05 x400A81 x06 x000000 x07 x040000 x08 x000080 x09 x2AAAAA x0A x48A021

Figure 3. LMK04800 Main Tab

Table 2	. LMK04800	Main Tab	Section	Descriptions

Section	Description
Power Down, Reset, Mode Select	Allows for powering down and resetting the part. Also controls the mode of the LMK04800.
CLKin Settings	Enabled and select the input clock source, input buffer types, and dividers.
VCO Divider	Set the VCO divider to reduce the frequency on the clock distribution path. It is recommended to use the VCO directly.
OSCout	Control power to the OSCin port. Also enable and change parameters of the OSCout pins.
PLL 1 Settings	Configure PLL 1 settings when using the dual PLL mode.
PLL 2 Settings	Configure PLL 2 settings for both dual and single PLL mode.



2.2.3 LMK04800 Outputs Tab

SW1265 GUI v1.0	Send All Save Load	Read All Reset USB	EXI
DS4249 Control LMK04800 Main LM	K04800 Outputs LMK04800 Advanced	LMH6521 Gain	ADS4249 Register
Clock Out 0 and 1	Clock Out 2 and 3	Clock Out 4 and 5	x00 x00 x01 x00
Power DD Half Shift Divider Digital Delay	Power DD Half Shift Divider Digital Delay	Power DD Half Shift Divider Digital Delay	x03 x00 x25 x00 x29 x00
25 5 Analog Delay ADLY Amount	25 35 Analog Delay ADLY Amount	25 5 Analog Delay ADLY Amount	x2B x00 x3D x00 x3F x00 x40 x00
Both Off 5500 ps CLKout0 Type CLKout1 Type	CLKout2 Type CLKout3 Type	CLKout4 Type CLKout5 Type	x41 x00 x42 x00 x45 x00
Power down Power down	Power down Power down	Power down Power down	MK04800 Registe
Clock Out 6 and 7	Clock Out 8 and 9	Clock Out 10 and 11	x00 x400A81
Power DD Half Shift Divider Digital Delay 1 5 Analog Delay ADLY Amount	Power DD Half Shift Divider Digital Delay 25 5 Analog Delay ADLY Amount	Power DD Half Shift Divider Digital Delay 25 5 Analog Delay ADLY Amount	x01 x400A819 x02 x400A819 x03 x200A801 x04 x000A819 x05 x400A819 x06 x0000000
Both Off 500 ps CLKout6 Type CLKout7 Type	Both Off 500 ps CLKout8 Type CLKout9 Type	Both Off 500 ps CLKout10 Type CLKout11 Type	x07 x0400000 x08 x0000800 x09 x2AAAAAA
UVCMOS	DVDS Dower down	👌 Power down 👌 Power down	LMH6521 Registe
Source 🖯 OSCin	Source VCO		x1 x3F

Figure 4. LMK04800 Outputs Tab

Table 3. LMK0480	0 Outputs	Tab Section	Descriptions
------------------	-----------	--------------------	--------------

Section	Description
Clock Out 0 and 1	Configure Clock Out 0 and 1 outputs. Enable the outputs and set the divider, delay, and output buffer.
Clock Out 2 and 3	Configure Clock Out 2 and 3 outputs. Enable the outputs and set the divider, delay, and output buffer.
Clock Out 4 and 5	Configure Clock Out 4 and 5 outputs. Enable the outputs and set the divider, delay, and output buffer.
Clock Out 6 and 7	Configure Clock Out 6 and 7 outputs. Enable the outputs and set the divider, delay, and output buffer. Also select the source for the output.
Clock Out 8 and 9	Configure Clock Out 8 and 9 outputs. Enable the outputs and set the divider, delay, and output buffer. Also select the source for the output.
Clock Out 10 and 11	Configure Clock Out 10 and 11 outputs. Enable the outputs and set the divider, delay, and output buffer.



Software Control

www.ti.com

2.2.4 LMK04800 Advanced Tab

SW1265 GUI v1.0	Send All Save	Load Read All dvanced LMH6521 Gain	Reset USB	ADS4249 Registe
SYNC EN_SYNC SYNC_QUAL SYNC Polarity Active Low SYNC Type Input w/ pull-up SYNC MUX Logic Low NO_SYNC_CLKoutX_Y 0_1 2_3 4_5 6_7 8.9 10_11	DAC Vtune Rail Detection EN_VTUNE_RAIL_DET EN MAN DAC DAC High Trip 1 x Vcc / 64 DAC Low Trip 1 x Vcc / 64 Manual DAC 512 x Vcc / 1023	Status Pins Setup Status_CLKin0_TYPE Input w/ pull-down Status_CLKin1_TYPE Input w/ pull-down LD TYPE Output (push-pull) LD MUX PLL1 & 2 DLD DISABLE DI DI DET	Status_CLKin0_MUX Cogic Low Status_CLKin1_MUX Logic Low EN LOS LOS_TIMEOUT 1200 ns, 420 kHz CLKin Scl INV	x00 x00 x03 x00 x25 x00 x29 x00 x3D x00 x3D x00 x3F x00 x40 x00 x41 x00 x42 x00 x45 x00 LMK04800 Regist
Holdover Mode EN_TRACK HOLDOVER MODE Enabled Enabled HOLDOVER MUX HOLDOVER DL UWire Readback 512	HOLDOVER TYPE Output (push-pull) O CNT FORCE HOLDOVER	Readback LE	Vire Lock Registers Unlocked	x01 x400A81 x02 x400A81 x03 x200A80 x04 x000A81 x05 x400A81 x05 x400A81 x06 x000000 x07 x040000 x08 x000006 x09 x2AAAAA x0A x48A021 LMH6521 Regist

Figure 5. LMK04800 Advanced Tab

Table 4. LMK04800	Advanced T	ab Section	Descriptions
-------------------	------------	------------	--------------

Section	Description
SYNC	Enable and configure the sync functionality.
DAC Vtune Rail Detection	Enable and control the internal DAC settings.
Status Pins Setup	Setup the status pins for various outputs as well as control some miscellaneous functions.
Holdover Mode	Enable and configure holdover mode.



2.2.5 LMH6521 Gain Tab

TSW1265 GUI v1.0 Send All Save Load Read All Reset USB Reset USB	EXIT
ADS4249 Control LMK04800 Main LMK04800 Outputs LMK04800 Advanced LMH6521 Gain	ADS4249 Register
Channel A GAIN A GAIN B GAIN B GAIN B GAIN B GAIN B	x00 x00 x01 x00 x03 x00 x25 x00 x29 x00 x3D x00 x3D x00 x3F x00 x41 x00 x42 x00 x45 x00 LMK04800 Registers x00 x400A819 x01 x400A819 x03 x200A801 x04 x000A819 x03 x200A801 x04 x000A819 x03 x200A801 x04 x000A819 x05 x400A819 x06 x000000
	x07 x0400000 x08 x0000800 x09 x2AAAAA x0A x48A0210 LMH6521 Registers
	x1 x3F

Figure 6. LMH6521 Gain Tab

Table 5. LMH6521 Gain Tab Section Descriptions

Section	Description
Channel A	Set the gain for channel A of the LMH6521.
Channel B	Set the gain for channel B of the LMH6521.



2.2.6 Send All, Save, Load, Read All



Figure 7. Send All, Save, Load, and Read All

Table 6. Send All, Save, Load, and Read All Descriptions

Section	Description
Send All	Click to send all the registers for all devices. Press a few times if the board does not seem to be responding correctly.
Save	Save the register settings in a text file. Can be reloaded later to set the GUI and devices to a known state.
Load	Load a saved configuration.
Read All	This function is not currently enabled on the TSW1265 GUI.

2.2.7 USB Status

The indicator shows the status of the USB connection. The indicator is lit when the USB connection is valid. If the computer is not connected to the board, click the *Reset USB* button.

2.2.8 Exit

Click to exit the GUI. Note that the X in the upper right corner of the window has been disabled to ensure that the USB connection is closed properly.

3 Basic Test Procedure

3.1 TSW1400 Setup

See the TSW1400 User's Guide (<u>SLWU079</u>) for a more detailed explanation of the TSW1400 setup and its features. This document assumes that the High Speed Data Converter Pro software and the TSW1400 pattern capture and generation board are both installed and functioning properly. This information can be found at <u>hwww.ti.com/tool/tsw1400evm</u>.



3.2 Test Setup Block Diagram

Figure 8 shows a block diagram of the test setup.



Figure 8. Test Setup Block Diagram

3.3 Quick-Start Procedure

3.3.1 TSW1400 Data Capture Card

- 1. Connect a 5-V power supply to connector J12 of the TSW1400. Flip switch SW7 to the ON position.
- 2. Insert a USB cable into the USB port on the TSW1400. Connect the other end to the PC.

3.3.2 TSW1265EVM

- 1. Connect a 6-V power supply to either the banana jacks or the barrel connector. If using the banana jacks, connect the positive end to J17 and the negative end to J16.
- 2. Connect a USB cable between the TSW1265 board and the PC.
- 3. Connect an LO source to the SMA connector labeled *LO2*. Set the LO source to 1960 MHz and 0 dBm.
- 4. Connect an RF source to the SMA connector labeled *RFIN-B*. Because the DVGA may come up with an unknown gain, set the amplitude of the RF input to -30 dBm to prevent overdriving the ADC on start-up. Set the frequency to 1780 MHz.
- 5. Connect the TSW1265 to the TSW1400 by connecting J1 on the TSW1265 to the ADC Interface connector on the bottom of the TSW1400.

3.3.3 TSW1265 GUI

- 1. Start the TSW1265 GUI by going to Start Menu \rightarrow All Programs \rightarrow Texas Instruments ADCs \rightarrow TSW1265 GUI.
- 2. Make sure the green indicator is lit up indicating that the TSW1265 board has been successfully connected to the PC. If not, click the *Reset USB* button. If it still is not lit up, check the USB connection. If the USB connection is correct, unplug the USB cable, wait five seconds and then plug it back in. Repeat these steps if necessary.
- 3. Click the Load button and select the file named 250MHz_onboard_clock.txt. Click Ok. The file is



located in the TSW1265 GUI installation directory in the folder named *Configuration Files*.

4. Click Send All. At this point, the LED labeled D1 on the TSW1265 should be lit indicating a PLL lock. If it is not lit, click Send All again.

3.3.4 High Speed Data Converter Pro

- 1. Start the High Speed Data Convert Pro software tool by going to Start Menu \rightarrow All Programs \rightarrow Texas Instruments ADCs \rightarrow High Speed Data Converter Pro.
- 2. When it prompts for the serial number of the board, select the serial number that represents the TSW1400 that has been connected to the TSW1265. This number should be on a sticker on the TSW1400.
- 3. In the *Select ADC* drop-down box select *ADS4249*. If it asks to download the firmware select Yes. Multiple LEDs will light up on the TSW1400 once the firmware has finished downloading.
- 4. Select Single Tone from the Test Selection drop-down menu.
- 5. At the bottom left corner, enter 250M into the ADC Sampling Rate (Fs) box. Enter 180M into the ADC Input Target Frequency box. Press the Enter key.
- 6. Select *Blackman* from the drop-down box originally labeled *Rectangular*. This applies a Blackman windowing function because the clock source is not synchronized to the LO and RF sources and therefore the captured data will not be coherent.
- All boards and software are now set up. Click the *Capture* button. Once the capture is complete, adjust the input source amplitude and LMH6521 gain as needed to achieve approximately –1 dBFS. The LMH6521 gain can be changed on the *LMH6521* Gain tab of the TSW1265 GUI. An example of a –1dBFS plot is shown in Figure 9.



Figure 9. TSW1265 Sample Capture using the TSW1400



3.4 Optional Features and Configurations

3.4.1 Clocking

The TSW1265EVM allows for multiple clocking configurations by using the LMK04800 clock jitter cleaner and generation chip. The board comes preinstalled with a 20-MHz crystal which can be used to generate the sampling clock. The default for the board is a 250-MHz sampling clock.

Since the board is initially setup for a 250-MHz sampling clock, an LC resonant tank filter centered at 250 MHz has been placed on the clock lines to provide filtering of wideband noise. The filter has a wide enough bandwidth to allow the use of an external 245.76-MHz clock as well. If another clocking frequency is needed, the LC resonant tank will need to be changed. It can also be removed altogether, but at the cost of some added clock jitter. Use Equation 1 below to calculate the inductor and capacitor values for the desired clock frequency. F_c is the center frequency of the filter and Q can be chosen to be an arbitrary value of 25. Assume R is equal to 100 Ω . Note that the traces from the LMK04800 to the ADC add approximately 50 pF of capacitance which has already been considered in Equation 1.

$$L = \frac{1}{2\pi f \frac{Q}{R}}$$
$$C = L \left(\frac{Q}{R}\right)^{2} - 50 \text{pF}$$

(1)

The TSW1265 board comes preinstalled with the LMK04803 which has an internal VCO frequency range of 1840 MHz to 2030 MHz. If the desired clock cannot be derived from this frequency range using integer dividers, then this device can be swapped out for another LMK04800 with a different VCO range. Consult the LMK04800 datasheet (SNAS489H) to determine which LMK04800 will provide the correct VCO range for the needed clocking frequency.

The LMK04800 can be setup in clock distribution mode or as a clock generator using single or dual PLL mode. The different modes of operation are discussed below.

- External Clock Mode: The LMK04800 can be setup in clock distribution mode to allow the use of an external clock source. This can be used for coherent sampling by provided a clock that is synchronized to the RF and LO signal sources. The TSW1265 GUI includes a configuration file for the external clock mode. This file is located in the TSW1265 GUI installation directory in the folder *Configuration Files* and is named external_clock.txt. The file can be loaded by clicking the *Load* button, navigating to the correct folder, selecting the file, and clicking *Ok*. Click *Send All* a few times to make sure the board is configured properly. The user provides an external clock through the *CLKIN1* SMA connector on the TSW1265 board.
- Onboard Clock using Single PLL Mode: This is the default mode of operation for the TSW1265. In this mode, the 20-MHz crystal is used to generate other frequencies by using the single PLL mode of the LMK04800. The 20-MHz crystal acts as the reference for the PLL and the divided down internal VCO acts as the clock source. There is an included configuration file that will setup the LMK04800 in single PLL mode and generate a 250-MHz sampling clock for the ADS4249. This file is located in the TSW1265 GUI installation directory in the folder *Configuration Files* and is named 250MHz_onboard_clock.txt. The file can be loaded by clicking the *Load* button, navigating to the correct folder, selecting the file, and clicking *Ok*. Click *Send All* a few times to make sure the board is configured properly. The LED labeled *D1* on the board will light up indicating that the PLL is locked.
- Onboard Clock using Dual PLL Mode: This mode of operation allows the user to provide a low frequency reference through the CLKIN1 connector to generate a synchronized, higher frequency sampling clock. The reference can come from any source, such as a 10-MHz reference from a piece of test equipment. This allows for synchronization between all signal sources and for coherent sampling. In order to use this mode, a VCXO needs to be installed at Y2 or Y4. Additionally, R69, R66, C168, C167 should be removed and install 50 Ω for R97, 0.1 uF for C73, and 0.1 uF for C167. The user must update the loop filters if a change in the reference or VCXO occurs. Use the Clock Design Tool (www.ti.com/tool/clockdesigntool) to design the loop filters and PLL settings based on the reference, VCXO, and output frequencies.



3.4.2 Changing the RF and LO Frequencies

The default RF frequency range is 1700 MHz to 2200 MHz. The default LO frequency range is 1750 MHz to 2700 MHz. These ranges are set by the MAX19995A downconversion mixer. The board was designed to work with most of the Maxim and Skyworks downconversion mixers, therefore the mixer can be replaced with a different one that has different frequency ranges. The passive components will also need to be changed based on the data sheet of the part.

3.4.3 Changing the IF Frequency

The IF frequency of the TSW1265 is fixed due to the LC filters on the board. There is a filter between the mixer and the LMH6521 and a filter between the LMH6521 and the ADS4249. These filters provide an overall 1-dB bandwidth of 75 MHz centered at 187.5 MHz. The filter between the mixer and the LMH6521 is a second-order LC filter with a 1-dB bandwidth of approximately 140 MHz. The filter between the LMH6521 and the ADS4249 is a fourth order with a bandwidth of 75 MHz.

To change the IF frequency of the TSW1265, the user needs to change the filters that are implemented on the board. There are many tools available for download online that will calculate a filter design based on frequency and ripple requirements. Use these tools to get a starting point for the filter design. Due to parasitic capacitance and inductance on the board, the user must interactively tune the filter to achieve the desired response. Once the filter has been designed for one channel, it can be implemented on the other channel as well. Note that the transformer following the IF filter is in place to correct for any imbalances between the two legs of the differential signal. For more detailed information about how to design the IF filters see the application note titled *Band-Pass Filter Design Techniques for High-Speed ADCs* (SBAA195).

3.4.4 Using the High-Speed Connector to Set the DVGA Gain

The high-speed connector (J1) on the TSW1265 board has connections that allow a user to change the gain of the LMH6521 quickly. Pins 105, 107, 109, 111, 113, 115, 117, and 119 on the connector can be used to pass the gain and latch signals from an FPGA to the DVGA. To use this feature, the jumper JP9 needs to be moved between pins 2 and 3. This configures the CPLD to route the gain from the connector rather than from the USB connection.

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated