**TI Designs**

8-Channel Digital Input Module for Programmable Logic Controllers (PLCs)

**TI Designs**

TI Designs provide the foundation that you need including methodology, testing and design files to quickly evaluate and customize and system. TI Designs help you accelerate your time to market.

**Design Features**

- 8 channel digital input module
- Voltage Inputs: 24-VDC range, limited to 2 mA per channel
- Input protection circuitry and integrated 15-kV ESD protection
- Tested to IEC61000-4 for ESD, EFT, and Surge
- Integrated over-temperature indicator to disconnect inputs when fault conditions occur
- Onboard isolated power supplies
- Galvanic isolation on data and SPI data up to 4242-volts peak
- Pluggable to IO Controller for easy evaluation (TIDA-00123)
- Slim form factor 95 x 50x 10mm (LxWxH)

**Featured Applications**

- Programmable Logic Controllers digital input modules
- Distributed Control Systems
- Motor drive digital inputs

---

**Block Diagram**

![Block Diagram of 8-Channel Digital Input Module](image-url)
# Table of Contents

1  System Description .............................................................................................................................. 2
1.1  Introduction ....................................................................................................................................... 2
2  Design Features ................................................................................................................................... 2
3  Block Diagram ...................................................................................................................................... 2
4  Circuit design and Component Selection ............................................................................................ 4
  4.1  Design based on SN65HVS885 .................................................................................................... 4
  4.2  Power Supply ................................................................................................................................... 6
  4.3  Isolation ............................................................................................................................................. 6
  4.4  Connectors........................................................................................................................................ 7
5  Software Description ............................................................................................................................ 8
6  Test Setup ............................................................................................................................................... 9
  6.1  Hardware Test Setup ...................................................................................................................... 9
  6.2  Software Test setup ......................................................................................................................... 9
7  Test Results .......................................................................................................................................... 10
  7.1  Functional Testing .......................................................................................................................... 10
  7.2  Pre compliance Testing .................................................................................................................. 11
8  Design files ........................................................................................................................................... 19
  8.1  Schematics ..................................................................................................................................... 19
  8.2  Bill of Materials .............................................................................................................................. 21
  8.3  PCB Layout ..................................................................................................................................... 22
  8.4  Altium Project ............................................................................................................................... 24
  8.5  Gerber files ..................................................................................................................................... 24
9  About the Author ................................................................................................................................ 24
10 Revision History .................................................................................................................................. 24
1 System Description

1.1 Introduction

This TI Design provides a complete Programmable Logic Controller (PLC) 8-channel digital input module front-end reference design. TI has designed and fully tested this controller to meet IEC61000-4 EMC and surge requirements for industrial automation systems. The design serializes 8 digital inputs, up to 34 volts each, minimizing the number of isolation channels and GPIO pins required of the host interface. The design provides LEDs for each input indicating valid input connections. Each input acts as a current controlled sink limited to 2 mA. Each input implements an integrated debounce filter of 3 ms to ensure that spurious noise on the digital inputs do not impact the integrity of the data latched into the shift register. An engineer can program both the current limit and debounce filter duration with external components. The design galvanically isolates serialized data and control signals from the PLC using TI’s high-speed, 4242-volt peak, digital isolator technology. The design also includes an over-current protected, isolated power supply providing all necessary module voltages. This design provides an integrated over-temperature indicator, allowing an engineer to place the inputs into a high impedance state if fault conditions exist. The design includes ESD protection and input filters as well. Full documentation, test results, design files, and all the necessary firmware are also available for this design.

2 Design Features

- 8 digital inputs, capable of connecting to input voltages up to 36 volts, serialized to a single output to minimize isolation components and use of GPIO pins
- Fully tested to comply with IEC61000-4 for ESD, EFT, and Surge
- Designed with input protection circuitry and integrated 15-kV ESD protection
- 8 input-status LEDs indicating valid input connections
- Each input implements a user-programmable current limit of 2 mA to protect from over current, while limiting power consumption
- Selectable debounce filters of 3ms implanted for each input ensuring valid input levels are latched into the shift register and output to the PLC host
- High-speed, galvanic isolated SPI interface capable of speeds up to 20 MHz
- Serialized data and SPI control interface galvanically isolated up to 4242-volts peak
- Integrated over-temperature indicator to disconnect inputs when fault conditions occur
- On-board isolated, multi-rail Fly-Buck™ power supply with inrush current protection provides necessary voltage rails to the isolated field side from the host PLC 24-volt power supply
- Slim form factor 95 x 50x 10mm (LxWxH)
- Compatible with TI’s SmartIO™ Evaluation Platform

<table>
<thead>
<tr>
<th>Test</th>
<th>Levels</th>
</tr>
</thead>
<tbody>
<tr>
<td>IEC61000-4-2: Electro Static Discharge</td>
<td>4kV, Criteria B</td>
</tr>
<tr>
<td>IEC61000-4-4 : Electrical Fast Transients</td>
<td>2kV, Criteria B</td>
</tr>
<tr>
<td>IEC61000-4-5 : Surge</td>
<td>1kV, Criteria B</td>
</tr>
</tbody>
</table>

3 Block Diagram

The Digital Input Module has the following Block level design:

1. Protection and Filter at Field Inputs
2. Digital Input Serializer
3. Isolated Power and Communication Interface
4. Hot swap controller
5. Nonisolated 3.3-V power supply
6. Isolated 25-V and 5-V power supply
The Digital Input Module utilizes TI’s SN65HVS885 as the digital input serializer and signal conditioner. The SN65HVS885 features per-channel current limiting and input validation by internal debounce filters, to ensure the field input signals are correctly digitized.

The design isolates the digital section interface from the field devices using Digital Isolators ISO7141CC and ISO7131CC.

Fly-Buck converter technology generates onboard the required voltage rails for nonisolated and isolated sections. The field-card base board supplies +24 V that is converted into the various local voltage rails.

The SN65HVS885 serializer and both digital isolators (ISO7141CC and ISO7131CC) require an isolated 5V voltage rail to function. The LM5017 Fly-Buck circuit provides the 5-V voltage rail. The EEPROM and primary-side of both digital isolators require a nonisolated 3.3-V voltage rail. The LM5017 circuit also provides the nonisolated 3.3-V voltage rail.
4 Circuit design and Component Selection

4.1 Design based on SN65HVS885

This design employs the field input serializer and conditioner SN65HVS885. This 8-channel digital-input serializer device accepts input voltages of up to 34 V, as well as limits the current of the input signal and validates the input signal via internal debounce filters. The current-limiting capabilities of the SN65HVS885 device combined with input resistors yield a maximum field input voltage of 36 V. The Block Diagram is shown in Figure 2.

![FUNCTIONAL BLOCK DIAGRAM](image)

Figure 2 Serializer Block Diagram

4.1.1 Digital Input Current Limiting

The Digital Input Module design, limits each field input to 2 mA to reduce power consumed by the system. The 2 mA current-limit fulfills the switching characteristics for IEC61131-2 Type 1 and Type 3 proximity switches.

In the SN65HVS885, an external register, \( R_{\text{LIM}} \), sets this field input current limit according to the following equation:

\[
R_{\text{LIM}} = \frac{90V}{I_{\text{IN-LIM}}}
\]

4.1.2 Digital Input Voltage Thresholds

The design uses input resistors in series with each field input to select the field input voltage threshold with respect to the SN65HVS885’s input voltage threshold. The following equation relates the field input voltage threshold to the device voltage threshold and the user selectable current limit on each input:

\[
V_{\text{IN-ON}} = V_{\text{IP-ON}} + R_{\text{IN}} \cdot I_{\text{IN-LIM}}
\]
The SN65HVS885 has $V_{\text{IP-ON}} = 5.2 \text{ V}$, and since $I_{\text{IN-LIM}} = 2 \text{ mA}$ for this Digital Input Module, $V_{\text{IN-ON}} = 5.2 + R\text{IN} \times 2 \text{ mA}$. For the Digital Input Module, $V_{\text{IN-ON}} \geq 7.6 \text{ V} (R\text{IN} = 1.2\text{k}\Omega)$, which satisfies the IEC61131-2 switching characteristics for Type 1 and Type 3 proximity switches. $R\text{IN}$ also prevents a fire hazard in the case of an input short, in accordance with UL standards.

**Note:** $V_{\text{IN-ON}}$ represents the rising voltage threshold; the Test Results section gives the voltage threshold values for the Digital Input Module.

### 4.1.3 Digital Input Level Determination

The SN65HVS885 performs three checks on each field input, to determine the digital level:

1. Is the input current greater than the leakage threshold (half of $I_{\text{IN-LIM}}$)?
2. Is the input voltage at the device greater than 5.2 V (Field voltage greater than 7.6 V for the Digital Input Module configuration)?
3. When both the input current and voltage pass the above two requirements, do both the input current and the input voltage last longer than the debounce filter time?

As described in Sections 4.1.1 and 4.1.2, the engineer can adjust both the field input current and field voltage threshold. The debounce filter has three options: 3 ms, 1 ms, and 0 ms. The engineer can configure the Digital Input Module for various input switch configurations.

### 4.1.4 SPI Control and Daisy-Chaining Options

A versatile four-wire serial interface (CLK, SOP, ~CE, and ~LD) controls the SN65HVS885 serializer. This serial interface can operate at clock rates of up to 100 MHz. The serializer interface is compatible with SPI and interfaces to a wide variety of standard microcontrollers.

The engineer can daisy chain together several SN65HVS885 devices to produce a digital input module with 16, 24, or 32 inputs. However, in this Digital Input Module reference design, only 8 inputs are required. Shown below is the timing diagram for the SN65HVS885 serializer.
4.1.5 Filter and Protection

The goal of protection circuitry is to direct any sort of external transient electrical energy as quickly and directly as possible to earth ground. Shunting this energy to earth ground will avoid damaging any of the circuitry in the Digital Input Module, particularly the SN65HVS885 serializer.

The design uses the field-facing connections to withstand 8-kV ESD, 1-kV EFT, and 1-kV Surge. The voltage surge has the highest energy. Therefore, the protection can withstand this energy. A Transient Voltage Suppressor (TVS) diode is used to clamp the surge voltage to safer limits. In addition, there are high-voltage capacitors in strategic locations to shunt transient energy to earth ground more directly and quickly.

**Design for Surge**

An RC network designed to reduce transient signals protects every input channel. The capacitor has a voltage rating of 2 kV, and the network has a time constant of 1.2 μs. A TVS diode SMCJ33CA protects the 24-V voltage rail provided to external switches or other field devices. The TVS diode SMCJ33CA clamps an external 1-kV surge voltage to 36.7 V with a maximum current rating of 28.1 A. In addition, a 1-kV rated diode, BYM10-1000, also protects the 24-V voltage rail against reverse polarity connections.

The internal ESD protection diodes in the SN65HVS885 can withstand ±15-kV electrostatic discharges. There are also high-voltage rated capacitors located near the TVS device to create a “faster” path to earth ground.

**Design for ESD**

An optimized filter as described in the section above protects ESD at the schematic level.

**Design for EFT**

An optimized filter protects EFT at the schematic level. The PCB layout should be very robust in EFT tests. Therefore, TI recommends using the PCB layout already set in this reference design.

4.2 Power Supply

The PLC base-board supplies a 24-V voltage rail for the Digital Input Module.

The LM5069 positive hot swap controller provides intelligent control of the power supply connections during insertion and removal of circuit module from a live system base board. The LM5069 provides inrush current limiting during turn-on. The LM5069 also provides monitoring of the load current for faults during normal operation. Additional functions include Under-Voltage Lock-Out (UVLO) and Over-Voltage Lock-Out (OVLO) to ensure the LM5069 supplies to the load only when the system input voltage is within a specified range.

The inrush current of the Digital Input Module is limited to 150 mA.

The SN65HVS885 serializer and isolated side of the ISO7141CC and ISO7131CC design supplies a 5 V, derived from the Fly-Buck DC-DC converter (LM5017).

The Fly-Buck DC-DC converter design gives 25 V and 5 V with a ripple of <50-mV peak. The design implements a soft-start feature to the LM5017 to limit the inrush current.

4.3 Isolation

4.3.1 Power Isolation

The LM5017 based Fly-Buck Isolated Power supply provides the Galvanic Isolation to the Base Board with a 24-VDC Power Bus. The Base Board requires this isolation to protect from any unexpected overvoltage on the Digital Input’s field connections. Thus, the isolation protects the Base Board and PLC from damaging effects of such overvoltages.
The level of isolation depends on the Fly-Buck transformer specification. This design uses a transformer with a dielectric rating of 1500 VAC for 1 second.

### 4.3.2 Digital Isolation

The High Speed Digital Isolator ISO7141CC and ISO7131CC connect the SPI Host to the serializer SPI. With these digital isolators, the Host Processor on the Base Board maintains 2.5 kVrms of galvanic isolation for 1 minute from any high voltage condition appearing at the Digital Input Module from the field side.

The isolated signals are: CLK, SOP, ~CE, ~LD, DB0, DB1, and nSDRDY.

A low-pass filter with a cutoff frequency of ~40 MHz is located physically close to the source side of each isolated signal. This filter reduces reflections and other undesired high-frequency effects.

### 4.4 Connectors

The Digital Input Board has been designed with following connectors:

1. J1: 8 Pin Screw Terminal type 2.54mm Pitch connectors for interfacing digital inputs
2. J2: 2 Pin Screw Terminal type 2.54mm Pitch connectors for supplying 24 V to external switches
3. J3: 2 Pin Screw Terminal type 2.54mm Pitch connectors for connecting Earth Reference
4. J4: 50 Pin High Speed Connector for SPI/Power Supply interface to the Base Board
5 Software Description

The SN65HVS885 has only one set of options to configure via software. Set the debounce setting for the field input filters to 3 ms, 1 ms, or 0 ms, depending on the levels of DB0 and DB1. This design configures DB0 and DB1 with standard GPIO pins, which connect to the PLC base board. If no active selection is made, pull-up resistors installed on the Digital Input module set the default debounce time to 3 ms. The table below shows the appropriate settings for DB0 and DB1 to achieve the desired debounce time.

<table>
<thead>
<tr>
<th>DB1</th>
<th>DB0</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Open</td>
<td>Open</td>
<td>3 ms delay</td>
</tr>
<tr>
<td>Open</td>
<td>GND</td>
<td>1 ms delay</td>
</tr>
<tr>
<td>GND</td>
<td>Open</td>
<td>0 ms delay (Filter bypassed)</td>
</tr>
<tr>
<td>GND</td>
<td>GND</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Engineers should configure all other software for reading the data from the SN65HVS885 on the PLC baseboard. See the procedure above in section 4.1.4 for reading the serialized data with the timing diagram.
6 Test Setup

6.1 Hardware Test Setup

For pre-compliance testing, the design mounts the Digital Input Module on the SmartIO Evaluation Platform in Slot 1. Half of the digital inputs are held high with the following sequence: 10101010.

6.2 Software Test setup

The functional testing phase requires no software support. All functional testing was done with hardware and test equipment only.

The pre-compliance testing setup uses a GUI based Test Setup. The GUI on the PC connects to the SmartIO Evaluation Platform through USB communication. The SmartIO Evaluation Platform then controls the Digital Input Card via SPI interface, to read the digital input levels as connected via external jumper wires.

The SmartIO Evaluation Platform has test firmware coded to expect an input pattern of 10101010, which is what the pre-compliance test setup specifies. As each pre-compliance test is performed on the Digital Input Module, the SmartIO Evaluation Platform compares the expected data value to the actual value returned. If there is any error, an LED glows on the SmartIO Evaluation Platform, and the platform turns off one second after the error clears.
7 Test Results

7.1 Functional Testing

The Digital Input Module was tested for functionality, primarily in two main areas:

- Power Rails and Current Consumption
- Field Input Parameters

The test procedure for functional testing is listed below:

1. Connect 24 V from the Agilent power supply to TP18, and GND to TP17 (power the entire board).
2. Measure the rails of the LM5017 power supply, both isolated and nonisolated with Agilent DMM.
3. Apply voltage to each field digital input with the external Agilent power supply, varying the DC level to determine $V_{IL}$ and $V_{IH}$ (hysteresis of field inputs).
4. Provide 24 V from Digital Input Module to the field inputs, verify power rails, and ensure correct field input LED status.

7.1.1 Results Summary at 25°C (TBD)

The results indicate that the Digital Input Module performs to expected values. The expected and actual voltage rails are shown in Table 1, and the expected and actual $V_{IL}$ and $V_{IH}$ values for each of the 8 field inputs are shown in Table 2.

<table>
<thead>
<tr>
<th>Voltage Net name</th>
<th>Ideal Voltage (V)</th>
<th>Actual Voltage (V)</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>24 V_LIMIT</td>
<td>24</td>
<td>23.581</td>
<td>Post-current limit voltage</td>
</tr>
<tr>
<td>Vpri</td>
<td>7.8</td>
<td>7.893</td>
<td>Pre-regulated primary-side voltage</td>
</tr>
<tr>
<td>3V3</td>
<td>3.3</td>
<td>3.3068</td>
<td>Regulated primary-side voltage</td>
</tr>
<tr>
<td>5V_ISO</td>
<td>5</td>
<td>5.0238</td>
<td>Regulated isolated voltage</td>
</tr>
<tr>
<td>24 V_FIELD</td>
<td>24</td>
<td>24.039</td>
<td>Regulated isolated voltage, $I_{LOAD}=16mA$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Field Input #</th>
<th>Designed $V_{IH}$ (V)</th>
<th>Actual $V_{IH}$ (V)</th>
<th>Actual $V_{IL}$ (V)</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>7.6</td>
<td>7.603</td>
<td>6.718</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>7.6</td>
<td>7.590</td>
<td>6.678</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>7.6</td>
<td>7.572</td>
<td>6.645</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>7.6</td>
<td>7.534</td>
<td>6.674</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>7.6</td>
<td>7.611</td>
<td>6.712</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>7.6</td>
<td>7.590</td>
<td>6.676</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>7.6</td>
<td>7.530</td>
<td>6.666</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>7.6</td>
<td>7.634</td>
<td>6.687</td>
<td></td>
</tr>
<tr>
<td>All Inputs</td>
<td>7.6</td>
<td>7.641</td>
<td>6.675</td>
<td>All inputs wired to external Agilent power supply</td>
</tr>
</tbody>
</table>

As described in section 4.1.2, the design of the field input thresholds meet the IEC61131-2 switching characteristics for Type 1 and Type 3 proximity switches. The design limits each input to 2 mA, and the threshold voltage falls within the specified switching region for digital input modules, as described in IEC61131-2.
7.2 Pre compliance Testing

The design of the Digital Input Module meets standard EMC requirements for Industrial PLC application.

The tests conducted to check the performance are:

1. Electro Static Discharge as per IEC61000-4-2
2. Electrical Fast Transients as per IEC61000-4-4
3. Surge as per IEC61000-4-5

Criteria and performance as per IEC61131-2:

<table>
<thead>
<tr>
<th>Criteria</th>
<th>Performance (Pass) Criteria</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>The Digital Input Module shall continue to operate as intended. No loss of function or performance even during the test.</td>
</tr>
<tr>
<td>B</td>
<td>Temporary degradation of performance is accepted. After the test, the Digital Input Module shall continue to operate as intended without manual intervention.</td>
</tr>
<tr>
<td>C</td>
<td>During the test, loss of functions accepted, but no destruction of hardware or software. After the test, the Digital Input Module shall continue to operate as intended automatically, after manual restart, or power off, or power on.</td>
</tr>
</tbody>
</table>

The next sections explain the test setup, procedures, and observations.
7.2.1 Test Set-Up

Capacitive Coupler

I/O Cable

Unit Under Test

24V I/P

EFT/Surge/ESD Generator – UCS500N (EMI Test)
7.2.2 Electro Static Discharge (ESD): IEC61000-4-2

Setup Description

The design injects ESD to the Equipment Under Test (EUT) in two ways: **Contact discharge** or **Air discharge**.

The design places the EUT on a horizontal coupling plane (HCP) of 160 x 80cm dimensions on top of a wooden table 80cm high and located above the ground reference plane. The design isolates EUT and its attached cables from the HCP by a thin insulating support of 0.5 mm thickness. The design applies electrostatic discharges using an ESD gun directly (via contact or air discharges) or indirectly (via a horizontal coupling plane). The design monitors the EUT operation after the test. The EUT is tested in active mode using unshielded 3m cables on IO ports.
Follow these steps to monitor:

1. Connect the EUT as shown in the Test Setup.
   The shield pin connects to the Local Earth, the same as the Test Generator.
2. Power on the EUT.
   The test software expects an input of 10101010, and if the module detects an error,
   then the base board LED turns on.
   The module checks the respective channel before and after the test.
3. After performing the ESD test, to check the degradation, conduct a performance test.

Results

<table>
<thead>
<tr>
<th>Generic Test Standard</th>
<th>Test Level</th>
<th>Performance Result (Pass Criteria)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ESD immunity</td>
<td>2 kV contact discharges – Level 2</td>
<td>Criteria A (Monitored before and after the test)</td>
</tr>
<tr>
<td>IEC 61000-4-2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ESD immunity</td>
<td>4 kV contact discharges – Level 2</td>
<td>Criteria B (Monitored before and after the test)</td>
</tr>
<tr>
<td>IEC 61000-4-2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Functionality checked before and after the test.
7.2.3 Electric Fast Transients test: EFT – IEC61000-4-4

Test Level and Expected Performance

The EFT burst at I/O connectors and the performance criteria expected are as follows:

<table>
<thead>
<tr>
<th>Generic Test Standard</th>
<th>Test Level</th>
<th>Performance (Pass Criteria)</th>
</tr>
</thead>
<tbody>
<tr>
<td>EFT/B immunity IEC 61000-4-4</td>
<td>±2 KV at 5 KHz, 100KHz on signal ports</td>
<td>Criteria B (Monitored before and after the test)</td>
</tr>
</tbody>
</table>

Description

Setup:
With reference to IEC610004-4:

The module injects the burst signal on all cables together using a Capacitive Coupling Clamp. Unshielded cables connect the EUT to auxiliary sources. The design sets the lengths of the cables to 3 m and places the cables 10 cm above the reference plane. The module carries out the test with the EUT placed 10 cm above the reference plane on insulating material, and with the EUT placed on the reference plane.
Follow these steps to monitor:

1. Connect the EUT as shown in the Test Setup.
   The shield pin connects to the Local Earth, the same as the Test Generator.
2. Power on the EUT.
   The test software expects an input of 10101010, and if the module detects an error,
   then the base board LED turns on.
   The module checks the respective channel before and after the test.
3. After performing the ESD test, to check the degradation, conduct a performance test.

### Results

<table>
<thead>
<tr>
<th>Test No</th>
<th>Test Mode</th>
<th>Observation*</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+ 0.5 kV, 5kHz</td>
<td>PASS, Criteria A</td>
</tr>
<tr>
<td>2</td>
<td>- 0.5 kV, 5kHz</td>
<td>PASS, Criteria A</td>
</tr>
<tr>
<td>3</td>
<td>+ 1 kV, 5kHz</td>
<td>PASS, Criteria A</td>
</tr>
<tr>
<td>4</td>
<td>- 1 kV, 5kHz</td>
<td>PASS, Criteria A</td>
</tr>
<tr>
<td>5</td>
<td>+ 2 kV, 5kHz</td>
<td>PASS, Criteria B</td>
</tr>
<tr>
<td>6</td>
<td>- 2 kV, 5kHz</td>
<td>PASS, Criteria B</td>
</tr>
<tr>
<td>7</td>
<td>+ 0.5 kV, 100kHz</td>
<td>PASS, Criteria A</td>
</tr>
<tr>
<td>8</td>
<td>- 0.5 kV, 100kHz</td>
<td>PASS, Criteria A</td>
</tr>
<tr>
<td>9</td>
<td>+ 1 kV, 100kHz</td>
<td>PASS, Criteria A</td>
</tr>
<tr>
<td>10</td>
<td>- 1 kV, 100kHz</td>
<td>PASS, Criteria A</td>
</tr>
<tr>
<td>11</td>
<td>+ 2 kV, 100kHz</td>
<td>PASS, Criteria B</td>
</tr>
<tr>
<td>12</td>
<td>- 2 kV, 100kHz</td>
<td>PASS, Criteria B</td>
</tr>
</tbody>
</table>

Functionality checked before and after the test.
7.2.4 SURGE- IEC61000-4-5

Test Level and Expected Performance

The module expects the Common-Mode Surge at I/O connectors and the performance criteria as follows:

<table>
<thead>
<tr>
<th>Generic Test Standard</th>
<th>Test Level</th>
<th>Performance (Pass Criteria)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Surge immunity IEC 61000-4-5</td>
<td>±1 kVCM on signal ports</td>
<td>Criteria B (Monitored before and after the test)</td>
</tr>
</tbody>
</table>

Description

Setup:
With reference to IEC610004-5:

The design places the EUT and the digital input cable on nonconductive support 10 cm above a reference ground plane. Surge was injected into the digital input cable (I/O cable) for testing via the Coupling Decoupling Network. The module monitors the EUT operation before and after the test.

The module monitors EUT operation after the test. The design monitors all eight channels after the test by the Microcontroller (on the SmartIO Evaluation Platform) and compares with a Set Value (equivalent to the external constant voltage or current source). The Error should be within the accuracy mentioned in Section 6.3.1.
Follow these steps to monitor:

1. Connect the EUT as shown in the Test Setup.
   The shield pin connects to the Local Earth, the same as the Test Generator.
2. Power on the EUT:
   The test software expects an input of 10101010, and if the module detects an error,
   then the base board LED turns on.
   The module checks the respective channel before and after the test.
3. After performing the ESD test, to check the degradation, conduct a performance test.

Results

<table>
<thead>
<tr>
<th>Test No</th>
<th>Test Mode</th>
<th>Observation*</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+ 0.5 kV</td>
<td>PASS, Criteria B</td>
</tr>
<tr>
<td>2</td>
<td>- 0.5 kV</td>
<td>PASS, Criteria B</td>
</tr>
<tr>
<td>3</td>
<td>+ 1 kV</td>
<td>PASS, Criteria B</td>
</tr>
<tr>
<td>4</td>
<td>- 1 kV</td>
<td>PASS, Criteria B</td>
</tr>
</tbody>
</table>

Functionality checked before and after the test.

Note: On Tests 3 and 4, flashover was observed on the 24 V_FIELD lines, indicating an insufficient clearance in those traces on the PCB. The E2 revision of the Digital Input Module corrects this error.
8 Design files

8.1 Schematics
# Bill of Materials

<table>
<thead>
<tr>
<th>Designator</th>
<th>Quantity</th>
<th>Value</th>
<th>Description</th>
<th>Package/Reference</th>
<th>Partnumber</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>8034</td>
<td>1</td>
<td>65101</td>
<td>Printed Circuit Board</td>
<td>BA10390</td>
<td>Any</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>0.17F</td>
<td>C10, C10, C10, C10, C10, C10, C10, C10</td>
<td>0603</td>
<td>OMSF0714K1004</td>
<td>Kemet, Multilayer</td>
</tr>
<tr>
<td>10</td>
<td>8</td>
<td>0.1F</td>
<td>C10, C10, C10, C10, C10, C10, C10, C10</td>
<td>0402</td>
<td>OG426G11</td>
<td>Micrel</td>
</tr>
<tr>
<td>440</td>
<td>4</td>
<td>47PF</td>
<td>C12, C10, C10, C10, C10, C10, C10, C10</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>229</td>
<td>1</td>
<td>22NF</td>
<td>C17, C10, C10, C10, C10, C10, C10, C10</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>390</td>
<td>1</td>
<td>0.1EF</td>
<td>C18, C10, C10, C10, C10, C10, C10, C10</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>220</td>
<td>4</td>
<td>0.22UF</td>
<td>C20, C20, C20, C20, C20, C20, C20, C20</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>0.1UF</td>
<td>C22, C10, C10, C10, C10, C10, C10, C10</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>392</td>
<td>1</td>
<td>0.1EF</td>
<td>C23, C10, C10, C10, C10, C10, C10, C10</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>392</td>
<td>3</td>
<td>4700PF</td>
<td>C39, C39, C39, C39, C39, C39, C39, C39</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>1.0UF</td>
<td>C39, C39, C39, C39, C39, C39, C39, C39</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>1.0UF</td>
<td>C39, C39, C39, C39, C39, C39, C39, C39</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>392</td>
<td>1</td>
<td>1.0EF</td>
<td>C39, C39, C39, C39, C39, C39, C39, C39</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>392</td>
<td>1</td>
<td>1.0EF</td>
<td>C39, C39, C39, C39, C39, C39, C39, C39</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>392</td>
<td>3</td>
<td>3.3UF</td>
<td>C57, C57, C57, C57, C57, C57, C57, C57</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>1620PF</td>
<td>C58, C58, C58, C58, C58, C58, C58, C58</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>1620PF</td>
<td>C58, C58, C58, C58, C58, C58, C58, C58</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>1620PF</td>
<td>C58, C58, C58, C58, C58, C58, C58, C58</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>C02</td>
<td>30</td>
<td>0.01Uf</td>
<td>C1, C1, C1, C1, C1, C1, C1, C1</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>C02</td>
<td>30</td>
<td>0.01Uf</td>
<td>C1, C1, C1, C1, C1, C1, C1, C1</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>C02</td>
<td>30</td>
<td>0.01Uf</td>
<td>C1, C1, C1, C1, C1, C1, C1, C1</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
<tr>
<td>C02</td>
<td>30</td>
<td>0.01Uf</td>
<td>C1, C1, C1, C1, C1, C1, C1, C1</td>
<td>0402</td>
<td>G1314454K0141B</td>
<td>Murata</td>
</tr>
</tbody>
</table>

---

8.2 Bill of Materials
8.3 PCB Layout

The Digital Input Module is implemented in a 4 layers PCB. The major guidelines for the layout are placement of the power section and routing of the critical analog input lines to the serializer.

8.3.1 Layout Recommendations

To achieve a high performance from the PCB, the following Layout Guidelines have been followed:

1. Avoid cross-over of digital and analog signals.
2. Route traces on opposite sides of the PCB at right angles.
3. Use continuous ground planes below power planes for better decoupling.
4. Do not split the ground plane: use one solid plane under both the analog and digital sections of the board.
5. Place the decoupling capacitors close to supply pin of the IC.
6. Use multiple vias for power and ground for decoupling caps.
7. Do not split the ground plane: use a continuous plane under both analog and digital sections of the board.
8. All current sense resistors MUST be routed as a Kelvin Sense connection.
9. SPI lines: for signal integrity, place the termination resistances near to the source.
10. Place decoupling capacitors close to the respective pins for each AVDD/AVSS.
11. Place the reference capacitor close to the voltage reference input pin.
12. Place the diversion elements, such as TVS diodes or capacitors, as close to connectors as possible to ensure that return current from high-energy transients does not cause damage to sensitive devices.

Use large and wide traces to ensure a low-impedance path for diverted high-energy transients to flow away from I/O terminals on the SN65HVS885.
8.3.2 Layout Prints
8.4 Altium Project

To download the Altium database, see the design files at: TIDA-00017.

8.5 Gerber files

To download the Gerber artwork, see the design files at: TIDA-00017.

9 About the Author

EVAN D. CORNELL is a Systems Architect at Texas Instruments where he is responsible for developing reference design solutions for the industrial segment. Evan brings to this role experience in system-level analog, mixed-signal, and power management design. Evan earned his Master of Electrical and Computer Engineering (MENG) and Bachelor of Science (BS) in Electrical Engineering from the Rose-Hulman Institute of Technology in Terre Haute, IN. Evan is a member of the Institute of Electrical and Electronics Engineers (IEEE).

10 Revision History

Changes from Original (January 2014) to A Revision (February 2014)

- Changed T1 from 750313995 to 750342178 (both Wurth brand of transformers)
- Added explanation in Section 4.1 explaining the difference between field input voltage threshold and device input voltage threshold
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used.

Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated