**TI Designs**

**120-V AC, 200-W, 90% Efficiency, Interleaved Flyback for Battery Charging Applications Reference Design**

**TI Designs**

TI Designs provide the foundation that you need including methodology, testing and design files to quickly evaluate and customize the system. TI Designs help you accelerate your time to market.

**Design Resources**

<table>
<thead>
<tr>
<th>TIDA-00200</th>
<th>Tool Folder Containing Design Files</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM5032</td>
<td>Product Folder</td>
</tr>
<tr>
<td>TLC272</td>
<td>Product Folder</td>
</tr>
</tbody>
</table>

**ASK Our Analog Experts**

WEBENCH® Calculator Tools

**Design Features**

- Input: 100 V to 120 V ±10%; AC 50 Hz or 60 Hz
- Output Voltage 21 V (5 Li-Ion Battery Cells)
- 9.5 A Charge Current
- 90% Efficiency
- Interleaved-Flyback Topology Based on LM5032 High-Voltage, Dual-Interleaved, Current-Mode Controller
- Programmable-Line Undervoltage Lockout (UVLO)
- Cycle-by-Cycle Current Limit
- Feedback Based on TLC272 Dual Single-Supply Operational Amplifier

**Featured Applications**

- Battery Chargers for
  - Power Tools
  - Garden Tools
  - Robotic Vacuum Cleaner
  - Robotic Mower

**An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.**
1 System Description

This TI Design uses an interleaved flyback topology for battery-charger applications that require an output power level of approximately 200 W with a minimized bill of materials (BOM). The design is specified for 21-V output voltage as required for a 5-cell Li-Ion battery charger. Typical applications for this design are cordless screw drivers, impact drillers, robotic vacuum cleaners, and robotic mowers.

Besides the actual electronic components, cooling efforts are a major contributor to the overall system cost. By taking advantage of the LM5032 High-Voltage, Dual-Interleaved, Current-Mode Controller, the design accomplishes a great efficiency of 90% at full load. At the same time, the LM5032 spreads out the heat for greatly-reduced cooling efforts. A fan is typically not needed. The need for smaller form-factor heat sinks provides additional design flexibility.

The test data provided in this design guide shows that the design is fully functional and stable across the specified input and output range.

Thermal data taken at room temperature and still air from the non-enclosed design at different power levels indicate the required cooling method for a specific end product.

The design gives a proof of concept to an interleaved flyback for cost-sensitive charger applications at 200 W. However, the design is not intended to meet all the requirements of a specific end-product such as EMC, relevant safety standards, or quality. The important steps needed to turn this concept into a product design are discussed in Section 4.6.

The charging profile of a Li-Ion type battery consists of a constant-current phase until the battery voltage reaches the maximum voltage. The constant-current phase is followed by a constant-voltage phase with current decreasing until the termination current. This profile is the reason why a constant-current and constant-voltage topology is chosen for this design.

---

**Figure 1. Li-Ion Charging Profile**

- **Constant Current**
  - 4.2 V / Cell
  - I\text{CHARGE}

- **Constant Voltage**
  - Battery Pack Voltage

- **3.0 V / Cell**
  - I\text{TERMINATION}
2 Design Features

The design is intended for operation at any country specific Lo-Line voltages between 100-V and 120-V AC ±10%, at 50Hz or 60Hz.

The output voltage is fixed to 21 V. The output current is limited by hardware settings to 9.5 A.

A single optocoupler is used to return the feedback information on current and voltage to the LM5032 controller.

The programmable-line undervoltage lockout level is HW-configured to start the controller for voltages above 70-V AC and stop when the input voltage drops below 56-V AC.

The LM5032 cycle-by-cycle current limit feature prevents currents above 3.3 A on either primary-side path. The current on the secondary side is limited by the current-control loop.

3 Block Diagram

![Block Diagram Image]

Figure 2. Block Diagram

4 Circuit Design and Component Selection

This design was originally created for a 120-W (21 V at 6 A, the PMP9063 design) charger application.

This design has been reconfigured to a 200-W (21 V at 9.5 A) charger application. Section 4.1 describes the parameters of this reconfigured design and how the components were chosen.

4.1 Topology and Device Selection

Designers typically use a flyback topology in cost-sensitive applications up to approximately 100 W. By using an interleaved topology, it is possible to double the power to the 200-W range by spreading the power losses across two paths.

The LM5032 High-Voltage, Dual-Interleaved, Current-Mode Controller supports a dual path implementation in an ideal and cost-efficient way. Besides having all features integrated to support an interleaved topology, LM5032 provides advanced capabilities for stability, startup behavior, protection, and powerful output drivers needed for a high-power charger design.

The LM5032 chip offers two fully-integrated, current-mode controlled channels. The channels are 180° out-of-phase with each other to minimize input-current ripple. Minimizing current ripple keeps the cost for the input capacitors as low as possible. Special care has been taken by the designers to assure stable operation during continuous-current mode as well. Furthermore, fast comparators allow for minimal duty cycle as needed for the typically very-low charging currents near the end of a charging cycle.
The startup and stop operation of the LM5032 device is well-defined. The LM5032 startup and stop operation assures stable and predictive operation for a wide range of input-voltage levels. The wide range of input-voltage levels is needed to configure the support of several countries’ line voltages and a full spectrum of load situations. Maximum load means an empty battery is plugged into the charger. Minimum load means no battery or an already-charged battery is plugged into the charger.

In order to assure the quality and safety for the end-product design, designers can take advantage of several protection features integrated into LM5032. Thermal shutdown, UVLO, and overcurrent protection prevent damage to the circuitry, but are not latching events so the end-product can recover without interaction of the user in most cases.

Switching losses are reduced by powerful compound-gate drivers with CMOS and bipolar-output transistors in parallel, providing a faster turnoff of the primary switch. The gate drivers provide 1.5-A sourcing and 2.5-A sinking current to fit the requirements of this high-powered charger application.

The topology requires two reasonably-fast operational amplifiers. The TLC272 device is an ideal fit since the device matches the electrical requirements and provides two quality amplifiers in a single package. TLC272 has a high offset stability that helps to avoid any instability in this charger design. Being able to operate from a single-supply rail keeps the BOM low at a system level. The TLC272’s popularity allows for attractive pricing and various temperature and packaging options. The integrated electrostatic discharge (ESD) protection may not be a mandatory requirement for the described use case. However, ESD helps to reduce yield issues in manufacturing.

### 4.2 Device Setting

The first step in this design is to set the LM5032 device correctly. First, set the switching frequency. The two gate drivers (OUT1 and OUT2) are switching at 180° out of phase, and at half of the LM5032 oscillator frequency. Therefore, to obtain a 100-kHz switching frequency (Fsw), the oscillator frequency (Fosc) is set at 200 kHz.

\[
R_T = \frac{17100}{F_{osc}} - 0.001 \times (F_{osc} - 400)
\]  

(1)

With R_T in kΩ and Fosc in kHz.

Once the switching frequency is set, setting the LM5032 maximum duty cycle (D_{max}) allowed is now possible. The LM5032 is capable of an 80% maximum duty cycle. By correctly setting R_{DCL}, according to Equation 2, the LM5032 maximum duty cycle value can be decreased. Such a limitation is not needed in this design so this feature is disabled by setting R_{DCL} > R_T.

\[
D_{\text{max}} = 80\% \times \frac{R_{\text{DCL}}}{R_T}
\]  

(2)

The next step is setting UVLO. To set UVLO, calculate the resistor divider needed to define the voltage at which LM5032 starts working (V_{PWR}) and the voltage at which LM5032 stops (V_{PWR} - V_{Hys}). In the present design, the LM5032 device is enabled when the voltage reaches 100 V and the LM5032 device is disabled when the voltage goes below 80 V. The LM5032 enable and disable voltages are DC voltages.

\[
R_{\text{UVLO1}} = \frac{V_{\text{Hys}}}{20 \, \mu\text{A}}
\]  

(3)

\[
R_{\text{UVLO2}} = \frac{1.25 \times R_{\text{UVLO1}}}{V_{\text{PWR}} - 1.25}
\]  

(4)

The next step is to take care of the soft start (SS). Once V_{CC} reaches the UVT threshold (approximately 7.6 V), each SS output starts charging the soft start capacitors. The soft start time is defined by Equation 5.

\[
t_{\text{soft\_start}} = 3 \times 10^4 \times C_{\text{SS}}
\]  

(5)

The maximum voltage allowed at the LM5032 pins is 100 V. As the input voltage is higher, the LM5032 is supplied either through a linear regulator or from the auxiliary winding of the first transformer. During start up, the discrete linear regulator formed by Q1, D2, and R4 is active. Once the system is up and running, LM5032 is then supplied by the auxiliary winding. The LM5032 internal regulator is not used.
4.3 Power Stage

4.3.1 Input

To start, calculate the input current and its influence on the diode bridge as shown in Equation 6.

\[
Pin = \frac{V_{\text{out}} \times I_{\text{out}}}{\eta}
\]

With \(\eta\) the target efficiency (in this case, 90%).

\[
\text{Pin}_{\text{rms\_max}} = \frac{\text{Pin}}{V_{\text{in\_min}} \times PF}
\]

With \(PF\) the estimated power factor (in this case, 0.5)

\[
\text{Pin}_{\text{peak}} = \text{Pin}_{\text{rms\_max}} \times \sqrt{2}
\]

\[
\text{Pin}_{\text{avg}} = \frac{\text{Pin}_{\text{peak}}}{\pi}
\]

\[
P_{\text{bridge}} = V_{\text{forward\_bridge}} \times \text{Pin}_{\text{avg}}
\]

With \(V_{\text{forward\_bridge}}\) the forward voltage of the diode bridge.

The next step is to choose the input capacitors.

\[
V_{\text{bulk\_min}} = \text{input ripple factor} \times V_{\text{in\_min}}
\]

\[
t_{\text{storage}} = \frac{1}{4 \times F_{\text{line\_min}}} \times \left(1 + \frac{V_{\text{bulk\_min}}}{V_{\text{in\_min}}}\right)
\]

With \(F_{\text{line\_min}}\) the minimum line frequency.

\[
C_{\text{in\_AC}} = \frac{2 \times \text{Pin} \times t_{\text{storage}}}{(V_{\text{in\_min}}^2 - V_{\text{bulk\_min}}^2)}
\]

\[
C_{\text{in\_DC}} = \frac{2 \times \text{Pin}}{(V_{\text{in\_min}}^2 - V_{\text{bulk\_min}}^2) \times F_{\text{sw}}}
\]

\(C_{\text{in}}\) is chosen to fit the higher value of \(C_{\text{in\_AC}}\) and \(C_{\text{in\_DC}}\).

4.3.2 Transformer

As discussed in Section 4, the original design was targeted to be in boundary mode at 120 W, 21 V at 6 A. As the design is interleaved, each leg provides 3 A. The transformer is designed according to those goals.

The parameters that are important to define the transformer in this design are the turn ratio and the minimum inductor value to achieve boundary mode at average-input voltage.

\[
V_{\text{in\_avg}} = \frac{V_{\text{in\_min}} + V_{\text{in\_max}}}{2}
\]

\[
n = \frac{V_{\text{in\_avg}}}{V_{\text{out}} + V_{\text{forward}}}
\]

With \(n\) the turn ratio between the primary and the secondary side and \(V_{\text{forward}}\) is the forward voltage of the rectifying diode.

\[
n_{\text{aux}} = \frac{V_{\text{in\_avg}}}{V_{\text{aux}}}
\]

With \(n_{\text{aux}}\) the turn ratio between the primary and the auxiliary side.
Once the turn ratio and the primary inductor are set, the relevant parameters can be calculated for this 200-W design such as the duty cycle, the reflected voltage, the average current, the current ripple, the peak current, and the RMS current for both the primary and secondary side.

\[
D = \frac{n \times (V_{out} + V_{forward})}{Vin + n(V_{out} + V_{forward})}
\]  
\[
V_{fly} = (V_{out} + V_{forward}) \times n
\]

With \( V_{fly} \) the reflected voltage.

\[
V_{DS} = \frac{Vin}{n} + V_{fly}
\]

With \( V_{DS} \) the maximum voltage on the switch node (without ringing).

\[
V_{diode} = \frac{Vin}{n} + V_{out}
\]

With \( V_{diode} \) the diode voltage, without ringing.

\[
I_{pri\_avg} = \frac{lout \times (1-D)}{n}
\]

With \( I_{pri\_avg} \) the average primary current.

\[
\Delta I_{pri} = \frac{Vin \times D}{L_{pri} \times Fsw}
\]

With \( \Delta I_{pri} \) the primary current ripple.

\[
I_{pri\_peak} = \frac{I_{pri\_avg} + \frac{\Delta I_{pri}}{2}}{\eta}
\]

\[
I_{pri\_valley} = \frac{I_{pri\_avg} - \frac{\Delta I_{pri}}{2}}{\eta}
\]

\[
I_{pri\_rms} = \sqrt{D \times \left[ I_{pri\_peak} \times I_{pri\_valley} + \frac{1}{3} \left( I_{pri\_peak} - I_{pri\_valley} \right)^2 \right]}
\]

For the secondary side, the calculations are as follows:

\[
L_{sec} = \frac{L_{pri}}{n^2}
\]

\[
I_{sec\_avg} = I_{pri\_avg} \times n
\]

\[
\Delta I_{sec} = \Delta I_{pri} \times n
\]

\[
I_{sec\_peak} = I_{sec\_avg} + \frac{\Delta I_{pri}}{2} \times n
\]

\[
I_{sec\_valley} = I_{sec\_avg} - \frac{\Delta I_{pri}}{2} \times n
\]

\[
I_{sec\_rms} = \sqrt{(1-D) \times \left[ I_{sec\_peak} \times I_{sec\_valley} + \frac{1}{3} \left( I_{sec\_peak} - I_{sec\_valley} \right)^2 \right]}
\]

Table 1 shows the worst-case parameters of this design.
### Table 1. Design Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( n )</td>
<td>7.2</td>
</tr>
<tr>
<td>( n_{aux} )</td>
<td>9</td>
</tr>
<tr>
<td>( L_{pri} )</td>
<td>500 ( \mu )H</td>
</tr>
<tr>
<td>( L_{sec} )</td>
<td>9.645 ( \mu )H</td>
</tr>
<tr>
<td>( D_{min} )</td>
<td>0.45</td>
</tr>
<tr>
<td>( D_{max} )</td>
<td>0.563</td>
</tr>
<tr>
<td>( V_{fly} )</td>
<td>154.8 V</td>
</tr>
<tr>
<td>( V_{DS} )</td>
<td>344.8 V</td>
</tr>
<tr>
<td>( V_{diode} )</td>
<td>47.389 V</td>
</tr>
<tr>
<td>( I_{pri_avg} )</td>
<td>1.511 A</td>
</tr>
<tr>
<td>( I_{sec_avg} )</td>
<td>10.88 A</td>
</tr>
<tr>
<td>( \Delta I_{pri} )</td>
<td>1.35 A</td>
</tr>
<tr>
<td>( \Delta I_{sec} )</td>
<td>9.734 A</td>
</tr>
<tr>
<td>( I_{pri_peak} )</td>
<td>2.43 A</td>
</tr>
<tr>
<td>( I_{sec_peak} )</td>
<td>15.74 A</td>
</tr>
<tr>
<td>( I_{pri_rms} )</td>
<td>1.3 A</td>
</tr>
<tr>
<td>( I_{sec_rms} )</td>
<td>7.42 A</td>
</tr>
</tbody>
</table>

(1) \( V_{DS} \) and \( V_{diode} \) are calculated with \( V_{in\_max} \).

(2) All currents are calculated with \( V_{in\_min} \).

4.3.3 Output

The output capacitor is designed to withstand load step as shown in Equation 34.

\[
C_{out} > \frac{0.5 \times I_{load\_step}}{V_{step} \times F_{co}}
\] (34)

Once the value of the output capacitor is chosen, it is necessary to make sure that the current ripple is within the capacitor specification. First, calculate the AC current on the secondary side.

\[
I_{sec\_AC} = \sqrt{I_{sec\_rms}^2 - I_{out}^2}
\] (35)

Then, calculate the impedance of each capacitor on the output as well as the total impedance.

\[
Z_C = ESR + \frac{1}{2 \times \pi \times F_{SW} \times C}
\] (36)

\[
Z_{Cout\_total} = \sum \frac{1}{Z_C}
\] (37)

The designer has to ensure that the AC current through each output capacitor is within the capacitor specification.

\[
I_{AC\_C} = I_{sec\_AC} \times \frac{Z_{Cout\_total}}{Z_C}
\] (38)

4.3.4 MosFETs and Snubber

The current and the voltage that applies to the MosFET are calculated in Section 4.3.2.

NOTE: The \( V_{DS} \) calculated previously is without taking the ringing into account.

The ringing is also influenced by the snubber networks. The snubber should be optimized in the lab to find a fitting tradeoff between the overshoot allowed and the power dissipated by the snubber.

Another way of limiting the overshoot on the switch node is to add a diode in parallel to a small resistor between the gate driver and the gate of the MosFET. The resistor slows down the turn-on time of the FET, increasing the switching losses, but decreasing the overshoot. The diode allows a quick turn-off time. The value (or the need) of the gate resistor also needs to be optimized empirically in the lab.

4.3.5 Diode

As shown in Section 4.3.2, the current and the voltage that applies to the diode are calculated.
4.4 Voltage and Current loop

The charging cycle of a Li-Ion Battery (or a similar battery), consists of a constant-current phase and a constant-voltage phase. To reflect this behavior, this reference design contains two feedback paths. The first feedback path regulates the voltage in the constant-voltage phase through the resistor divider formed by R26 and R31. The voltage obtained is compared with the reference set by R27 and R32. The second feedback path regulates the current in the constant-current phase, once the output current reaches the output-current limit. The output-current limit is set by the value of the two parallel shunt resistors R36 and R37. The voltage across those resistors is compared with the reference set by R33 and R38.

The designer can change the output voltage by changing the value of R27 and R32. The designer can change the output current limit by changing R36 and R37. If the temperature dissipated by the shunt resistors is too high, the designer may either increase the number of shunt resistors in parallel or tune the voltage reference set by R33 and R38.

4.5 Layout guideline

The LM5032 current sense and PWM comparators are very fast and respond to short duration noise pulses. The components at the CS, COMP, SS, DCL, UVLO, and the RT/SYNC pins should be physically as close as possible to the IC, to minimize noise pickup in the PC board tracks.

Low-inductance resistors should be used for the sense resistors in the drive-transistor sources. In this case, all the noise-sensitive, low-current ground tracks should be connected in common near the IC. Then a single connection should made to the power ground (sense-resistor ground point). The outputs of the LM5032 should have short direct paths to the power MOSFETs in order to minimize inductance in the PC board traces.

The two ground pins (GND1, GND2) must be connected together with a short direct connection to avoid jitter due to relative ground bounce in the operation of the two regulators.

If the internal dissipation of the LM5032 produces high junction temperatures during normal operation, the use of wide PC board traces can help conduct heat away from the IC. Judicious positioning of the PC board within the end product, along with the use of any available air flow (forced or natural convection) can help reduce the junction temperatures.

4.6 Production Considerations

This design gives proof of concept for an interleaved flyback for cost-sensitive charger applications at 200 W but is not intended to be used as is, in production.

As mentioned in Section 4, this design was originally created for 120 W. Some parameters may not be optimal for a production-ready, 200-W application. The designer should make sure that all the parameters of the design fit his requirements.

The following is a non-exhaustive list for consideration.

- The maximum current ripple at the output capacitor is higher than the maximum value defined in the capacitor data sheet, Rubycon: Capacitor Data Sheet, Miniature Aluminum Electrolytic Capacitors, ZL Series, 105°C High Ripple Current, Low Impedance, (Capacitor Data Sheet). The higher value is not problem for a prototype or a proof of concept. However, the lifetime of the capacitor will be impacted and therefore, not fit for production. Using two capacitors instead or using a different capacitor may be needed.

- The electrolytic capacitors at the input should be kept away from thermal sources in order to increase the lifetime of the capacitors. Increasing the distance between the electrolytic capacitors and the diode bridge may be needed for production.

- The current design cannot provide the full load when the input voltage is lower than 95-V AC. The current design can be improved either by decreasing the maximum output power below 180 W, by increasing the input capacitors (to reduce the input voltage ripple), or by decreasing the UVLO.

- Thermal management should be adapted to fit the end-equipment requirements

- Depending on the end-product requirements, effort will be needed to verify compliancy with standards (such as safety, EMC, and so forth).
5 Getting Started

The input must be connected to connector J1. The voltage applied should be between 95-V and 132-V AC (startup at 70-V AC and shutdown at 56-V AC) or between 120-V and 190-V DC (startup at 100-V DC and shutdown at 80-V DC).

The load should be connected to the connector J2.

NOTE: The RTN pin of J2 is not the ground. Connecting the ground to RTN or to TP5 will short circuit the output current sensing, which is not advised.
6 Test Results

6.1 Efficiency

The efficiency is determined with the help of the measurements of the input voltage, input current and power factor at connector J1, as well as output voltage and current at connector J2. The input voltage is set to 120-V AC.

![Efficiency Graph]

Figure 3. Efficiency
6.2 Output Load Characteristics

In Figure 4, the expected charger behavior with a constant-voltage phase and a constant-current phase can be clearly seen. The input voltage is set to 120-V AC.

Figure 4. Output Load Characteristics
6.3 **Vout versus Vin**

The following measurements as shown in Figure 5 were done with 9 A at the output.

![Plot of Output Voltage versus Input Voltage](image)

**Figure 5. Output Voltage versus Input Voltage**

6.4 **Stand By Power**

With no load draw at the output, 1.42 W is measured at the input, with 120-V AC.
### 6.5 Input line

![Figure 6. Input Line with 9-A Output Current, at 108-V AC Input Voltage](image1)

![Figure 7. Input Line with 9-A Output Current, at 132-V AC Input Voltage](image2)

### 6.6 Thermal Image

The thermal picture was taken at 25°C room temperature, with 120-V AC input and 21-V at 9.5 A output. All the hot spots (>75°C) are identified in Figure 8. The rest of the board is less than 75°C.

![Figure 8. Thermal Image](image3)

<table>
<thead>
<tr>
<th>Table 2. Hot Spots</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIODE BRAND</td>
</tr>
<tr>
<td>----------------</td>
</tr>
<tr>
<td>120W</td>
</tr>
<tr>
<td>160W</td>
</tr>
<tr>
<td>200W</td>
</tr>
</tbody>
</table>

Copyright © 2014–2016, Texas Instruments Incorporated
6.7 Switch Node Waveforms

Figure 9 and Figure 10 are the Switch Node waveforms at full load. Figure 11 and Figure 12 are the Switch Node waveforms at light load. These curves were measured at the test points TP3 (SW node 1) and TP7 (SW node 2).

Figure 9. Switch Node at 9-A Output and 120-V DC Input Voltage

Figure 10. Switch Node at 9-A Output and 190-V DC Input Voltage

Figure 11. Switch Node at 0.9-A Output and 120-V DC Input Voltage

Figure 12. Switch Node at 0.9 A Output and 190-V DC Input Voltage
6.8 **Constant-Voltage Mode Load-Step Response**

The load-step response was measured across the output capacitor C22 with 120-V AC and 190-V AC input and a current step from 1 A to 9 A at the output.

![Figure 13. Load-Step Response from 1 A to 9 A at 120-V DC Input Voltage](image1)

![Figure 14. Load-Step Response from 1 A to 9 A at 190-V DC Input Voltage](image2)

6.9 **Output Ripple**

The output ripple was measured across the output capacitor C22 with 120-V AC and 190-V AC input and 9 A at the output.

![Figure 15. Output Voltage Ripple at 9-A and 120-V DC Input Voltage](image3)

![Figure 16. Output Voltage Ripple at 9-A and 190-V DC Input Voltage](image4)
6.10 Frequency response

The Bode plots in Figure 17 verify that the loop is stable. The Bode plots have been measured for minimum, nominal, and maximum input voltages, with 8.5 A of output current. The design has sufficient phase and gain margin, as shown in Table 3.

![Figure 17. Bode Plot](image)

Table 3. Gain and Phase Margin

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Phase Margin</th>
<th>Gain Margin</th>
</tr>
</thead>
<tbody>
<tr>
<td>120-V DC</td>
<td>77.56°</td>
<td>-15.61 dB</td>
</tr>
<tr>
<td>150-V DC</td>
<td>75.39°</td>
<td>-16.77 dB</td>
</tr>
<tr>
<td>190-V DC</td>
<td>74.73°</td>
<td>-21.01 dB</td>
</tr>
</tbody>
</table>
To download the Schematics, see the design files at TIDA-00200.

Figure 18. Schematics
### 7.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-00200](#).

<table>
<thead>
<tr>
<th>DESIGNATOR</th>
<th>DESCRIPTION</th>
<th>MANUFACTURER</th>
<th>PARTNUMBER</th>
<th>QUANTITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1, C12</td>
<td>Capacitor, Ceramic, 250V, [temp], [tol]</td>
<td>muRata</td>
<td>GRM42-6yyyyKv</td>
<td>2</td>
</tr>
<tr>
<td>C2, C13</td>
<td>Capacitor, Ceramic Chip, 250V, ±10%, Capacitor</td>
<td>STD</td>
<td>STD</td>
<td>4</td>
</tr>
<tr>
<td>C3, C14</td>
<td>Capacitor, Polyester, 400V, 10%</td>
<td>Panasonic</td>
<td>EC-QE2104KB</td>
<td>2</td>
</tr>
<tr>
<td>C4, C5</td>
<td>Capacitor, multi pattern, TH 0.080 to 0.200</td>
<td>panasonic</td>
<td>EEUEB2D151</td>
<td>2</td>
</tr>
<tr>
<td>C6</td>
<td>Capacitor, Leaded, 0.10 uF, 275 VAC, X2</td>
<td></td>
<td>B81130-C1104-Mxxx</td>
<td>1</td>
</tr>
<tr>
<td>C7, C8, C20, C21</td>
<td>CAP, CERM, 1uF, 25V, +/-10%, X7R, 1206</td>
<td>Kemet</td>
<td>C1206C105K3RACTU</td>
<td>4</td>
</tr>
<tr>
<td>C9</td>
<td>Capacitor, Aluminum Electrolytic, vVvV</td>
<td>Rubycon</td>
<td>16ZL56 5X11</td>
<td>1</td>
</tr>
<tr>
<td>C10, C19, C25, C27</td>
<td>CAP, CERM, 0.1uF, 50V, +/-10%, X7R, 0603</td>
<td>Kemet</td>
<td>C0603C104K5RACTU</td>
<td>4</td>
</tr>
<tr>
<td>C11</td>
<td>CAP, CERM, 1uF, 16V, +/-10%, X7R, 0805</td>
<td>Kemet</td>
<td>C0805C105K4RACTU</td>
<td>1</td>
</tr>
<tr>
<td>C15, C16</td>
<td>CAP, CERM, 100pF, 50V, +/-5%, C0G/NP0, 0603</td>
<td>Kemet</td>
<td>C0603C101J5GACTU</td>
<td>2</td>
</tr>
<tr>
<td>C17, C18</td>
<td>CAP, CERM, 1000pF, 50V, +/-10%, X7R, 0603</td>
<td>Kemet</td>
<td>C0603C102K5RACTU</td>
<td>2</td>
</tr>
<tr>
<td>C22</td>
<td>Capacitor, multi pattern, SM 1210 to E case + F THole</td>
<td>Rubycon</td>
<td>35ZL1200 12.5X20</td>
<td>1</td>
</tr>
<tr>
<td>C23</td>
<td>CAP, CERM, 1uF, 25V, +/-10%, X7R, 0805</td>
<td>TDK</td>
<td>C2012X7R1E105K</td>
<td>1</td>
</tr>
<tr>
<td>C24</td>
<td>CAP, CERM, 0.1uF, 25V, +/-10%, X7R, 0805</td>
<td>Kemet</td>
<td>C0805C104K3RACTU</td>
<td>1</td>
</tr>
<tr>
<td>C26</td>
<td>CAP, CERM, 0.01uF, 25V, +/-10%, X7R, 0603</td>
<td>Kemet</td>
<td>C0603C103K5RACTU</td>
<td>1</td>
</tr>
<tr>
<td>C28</td>
<td>Capacitor, Ceramic Disc, 250WV, 4700pF, Y5U ±20%</td>
<td>Panasonic</td>
<td>DE2EKY472MA2BM01</td>
<td>1</td>
</tr>
<tr>
<td>D1, D12</td>
<td>Rectifier, SMD Ultrafast Power, 600V 1A</td>
<td>On Semi</td>
<td>MURA160T3G</td>
<td>2</td>
</tr>
<tr>
<td>D2, D7</td>
<td>Diode, Zener, 12V, yy-mA</td>
<td>Diodes</td>
<td>MMBZ5242BLT1</td>
<td>2</td>
</tr>
<tr>
<td>D3, D10</td>
<td>Diode, UltraFast Rectifier, 1-A, 200-V</td>
<td>On Semi</td>
<td>MURA120T3</td>
<td>2</td>
</tr>
<tr>
<td>DESIGNATOR</td>
<td>DESCRIPTION</td>
<td>MANUFACTURER</td>
<td>PARTNUMBER</td>
<td>QUANTITY</td>
</tr>
<tr>
<td>------------</td>
<td>-------------</td>
<td>--------------</td>
<td>------------</td>
<td>---------</td>
</tr>
<tr>
<td>D4, D11</td>
<td>Diode, Schottky, 60V, 20A, TH</td>
<td>Vishay-Semiconductor</td>
<td>NTST40120CTG</td>
<td>2</td>
</tr>
<tr>
<td>D5</td>
<td>Diode, Bridge Rectifier, 6 A, 400V</td>
<td>Fairchild</td>
<td>GBU604</td>
<td>1</td>
</tr>
<tr>
<td>D6, D9, D13, D14, D15, D16, D17, D18</td>
<td>Diode, Switching, 200mA, 100V, 300mW</td>
<td>Vishay-Liteon</td>
<td>BAS16</td>
<td>8</td>
</tr>
<tr>
<td>D8</td>
<td>Diode, Zener, 15V, yy-mA</td>
<td>Diodes</td>
<td>MMBZ5245BLT1</td>
<td>1</td>
</tr>
<tr>
<td>F1</td>
<td>Fuse, TR5 Series, 6 slow, 250V</td>
<td>Wickmann</td>
<td>370 1400 041</td>
<td>1</td>
</tr>
<tr>
<td>J1</td>
<td>Connector, AC Board mount, 9mm</td>
<td>Qualtek Electronics</td>
<td>703W-00/54</td>
<td>1</td>
</tr>
<tr>
<td>J2</td>
<td>Terminal Block, 2-pin, 6-A, 3.5mm</td>
<td>OST</td>
<td>ED555/2DS</td>
<td>1</td>
</tr>
<tr>
<td>L1</td>
<td>Inductor, Common Mode Choke,</td>
<td>GCI</td>
<td>GVTM1-472</td>
<td>1</td>
</tr>
<tr>
<td>Q1</td>
<td>Trans, NPN Medium Power, 300V 3A</td>
<td>Zetex</td>
<td>FZT657</td>
<td>1</td>
</tr>
<tr>
<td>Q2, Q4</td>
<td>Trans, NPN, xx-V, yy-mA, zz-W</td>
<td>On Semi</td>
<td>MMBT3904LT1G</td>
<td>2</td>
</tr>
<tr>
<td>Q3, Q5</td>
<td>MOSFET, N-ch, 500-V, yy-A, 85-milliOhms</td>
<td>STD</td>
<td>STD</td>
<td>2</td>
</tr>
<tr>
<td>R1, R13</td>
<td>RES, 20k ohm, 5%, 0.25W, 1206</td>
<td>Vishay-Dale</td>
<td>CRCW120620K0JNEA</td>
<td>2</td>
</tr>
<tr>
<td>R2, R3, R5, R7, R15, R16</td>
<td>RES, 200k ohm, 5%, 0.25W, 1206</td>
<td>Vishay-Dale</td>
<td>CRCW1206200KJNEA</td>
<td>6</td>
</tr>
<tr>
<td>R4, R6</td>
<td>RES, 100k ohm, 5%, 0.25W, 1206</td>
<td>Vishay-Dale</td>
<td>CRCW1206100KJNEA</td>
<td>2</td>
</tr>
<tr>
<td>R8, R29</td>
<td>RES, 20k ohm, 5%, 0.1W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW060320K0JNEA</td>
<td>2</td>
</tr>
<tr>
<td>R9</td>
<td>RES, 1.00Meg ohm, 1%, 0.25W, 1206</td>
<td>Vishay-Dale</td>
<td>CRCW12061M00FKEA</td>
<td>1</td>
</tr>
<tr>
<td>R10, R20, R22</td>
<td>RES, 10.0 ohm, 1%, 0.1W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW060310R0FKEA</td>
<td>3</td>
</tr>
<tr>
<td>R11, R24</td>
<td>RES, 0.15 ohm, 5%, 0.25W, 1206</td>
<td>Panasonic</td>
<td>ERJ-8RSJR15V</td>
<td>2</td>
</tr>
<tr>
<td>R12</td>
<td>RES, 12.4k ohm, 1%, 0.1W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW060312K4FKEA</td>
<td>1</td>
</tr>
<tr>
<td>R14</td>
<td>RES, 86.6k ohm, 1%, 0.1W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW060386K6FKEA</td>
<td>1</td>
</tr>
<tr>
<td>R17</td>
<td>RES, 200k ohm, 5%, 0.1W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW0603200KJNEA</td>
<td>1</td>
</tr>
<tr>
<td>R18, R19, R25, R28, R31, R32</td>
<td>RES, 2.49k ohm, 1%, 0.1W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW06032K49FKEA</td>
<td>6</td>
</tr>
<tr>
<td>R21</td>
<td>RES, 4.99k ohm, 1%, 0.1W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW06034K99FKEA</td>
<td>1</td>
</tr>
<tr>
<td>R23, R27</td>
<td>RES, 7.5k ohm, 5%, 0.1W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW06037K50JNEA</td>
<td>2</td>
</tr>
<tr>
<td>R26</td>
<td>RES, 18.7k ohm, 1%, 0.1W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW060318K7FKEA</td>
<td>1</td>
</tr>
<tr>
<td>R30, R34, R35</td>
<td>RES, 1.0k ohm, 5%, 0.1W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW06031K00JNEA</td>
<td>3</td>
</tr>
<tr>
<td>R33</td>
<td>RES, 21.0k ohm, 1%, 0.1W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW060321K0FKEA</td>
<td>1</td>
</tr>
<tr>
<td>R36, R37</td>
<td>RES, 0.01 ohm, 1%, 1W, 2512</td>
<td>Vishay-Dale</td>
<td>WSL2512R0100FEA</td>
<td>2</td>
</tr>
<tr>
<td>R38</td>
<td>RES, 100 ohm, 5%, 0.1W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW0603100RJNEA</td>
<td>1</td>
</tr>
<tr>
<td>T1, T2</td>
<td>Transformer, Flyback, 500uH, TH</td>
<td>GCI Technologies</td>
<td>G135067LF</td>
<td>2</td>
</tr>
<tr>
<td>TP1, TP2, TP3, TP4, TP6, TP7, TP10, TP11, TP12, TP13, TP14</td>
<td>Test Point, Miniature, Red, TH</td>
<td>Keystone</td>
<td>5000</td>
<td>11</td>
</tr>
</tbody>
</table>
### Table 4. BOM (continued)

<table>
<thead>
<tr>
<th>DESIGNATOR</th>
<th>DESCRIPTION</th>
<th>MANUFACTURER</th>
<th>PARTNUMBER</th>
<th>QUANTITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>TP5, TP8, TP9</td>
<td>Test Point, Miniature, Black, TH</td>
<td>Keystone</td>
<td>5001</td>
<td>3</td>
</tr>
<tr>
<td>U1</td>
<td>High Voltage Dual Interleaved Current Mode Controller, 16-pin TSSOP, Pb-Free</td>
<td>National Semiconductor</td>
<td>LM5032MTC/NOPB</td>
<td>1</td>
</tr>
<tr>
<td>U2</td>
<td>IC, Precision Adjustable Shunt Regulator</td>
<td>TI</td>
<td>TL431DBVZ</td>
<td>1</td>
</tr>
<tr>
<td>U3</td>
<td>IC, Precision Dual Operational Amplifiers</td>
<td>TI</td>
<td>TLC272CD</td>
<td>1</td>
</tr>
<tr>
<td>U4</td>
<td>IC, Optocoupler, 5300-V, 80-160% CTR</td>
<td>QT Optoelectronics</td>
<td>H11A817B</td>
<td>1</td>
</tr>
</tbody>
</table>
7.3 Layer Plots

To download the layer plots, see the design files at TIDA-00200.

NOTE: All layer plots are viewed from the top side.
Figure 23. Bottom Solder Mask

Figure 24. Bottom Overlay

Figure 25. Drill Drawing

Figure 26. Board Dimensions
7.4 **Altium Project**

To download the Altium project files, see the design files at [TIDA-00200](#).

![Figure 27. Top Side](image)

![Figure 28. Bottom Side](image)
7.5 Gerber Files
To download the Gerber Files, see the design files at TIDA-00200.

7.6 Assembly Drawings
To download the Assembly Drawings, see the design files at TIDA-00200.

Figure 29. Top Assembly Drawing
Figure 30. Bottom Assembly Drawing
Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (July 2014) to A Revision

- Changed title from 120-V AC Input, 200-W Interleaved Flyback for Battery Charging Applications to 120-V AC, 200-W, 90% Efficiency, Interleaved Flyback for Battery Charging Applications Reference Design

......................................................... 1
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Designer(s)") who are developing systems that incorporate TI products. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.

TI’s provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other information or services does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such reference designs or other items.

TI reserves the right to make corrections, enhancements, improvements and other changes to its reference designs and other items. Designer understands and agrees that Designer remains responsible for using its independent analysis, evaluation and judgment in designing Designer’s systems and products, and has full and exclusive responsibility to assure the safety of its products and compliance of its products (and of all TI products used in or for such Designer’s products) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to its applications, it has the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any systems that include TI products, Designer will thoroughly test such systems and the functionality of such TI products as used in such systems.

Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right related to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

TI’s standard terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products. Additional terms may apply to the use or sale of other types of TI products and services.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated