TI Designs – Precision: Verified Design

Analog Input Module for Industrial Outputs and Temperature Sensors Reference Design

TI Designs – Precision

TI Designs – Precision are analog solutions created by TI’s analog experts. Verified Designs offer the theory, component selection, simulation, complete PCB schematic & layout, bill of materials, and measured performance of useful circuits. Circuit modifications that help to meet alternate design goals are also discussed.

Circuit Description

This design accepts inputs from standard voltage and current industrial outputs along with RTD and thermocouple temperature sensors. The industrial input ranges include: 4-20 mA, 0-20 mA, +/-25 mA, 0-5 V, 0-10 V, +/-5 V, +/-10 V. The design includes conditioning and level-shift circuitry which converts the large industrial outputs into a proper input range for a +5V delta-sigma ADC. The ADC has features to directly acquire information from the RTD and thermocouple sensors over their full temperature range.

Design Resources

Design Archive
- ADS1248
- INA826
- INA159
- REF5025

Ask The Analog Experts
WEBENCH® Design Center
TI Precision Designs Library

TINA-TI is a trademark of Texas Instruments
WEBENCH is a registered trademark of Texas Instruments

Collin Wells, Janet Sun
1 Design Summary

The design requirements are as follows:

- Supply Voltage: +/-15 V
- Digital Output: 4-Wire SPI
- Digital Isolation: 4 kV
- Resolution: 24-Bit
- Industrial Inputs: Voltage +/-10 V, 0-5 V, 0-10 V, +/-5 V; Current +/-25 mA, 4-20 mA, 0-20 mA
- Temperature input: RTD -200°C~850°C, Thermocouple -200°C~1200°C, Thermistor 0°C~50°C
- Ambient Temperature: 25 °C

The design goals and performance are summarized in Table 1. The results for the industrial voltage input circuit are shown in Figure 1.

Table 1: Comparison of Design Goals, Simulated, and Measured Performance

<table>
<thead>
<tr>
<th></th>
<th>Goals</th>
<th>Calculated</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage (+/-10 V)</td>
<td>TUE (%FSR)</td>
<td>0.1%</td>
<td>0.052%</td>
</tr>
<tr>
<td></td>
<td>Calibrated Error</td>
<td>0.01%</td>
<td>-</td>
</tr>
<tr>
<td>Current (+/-25mA)</td>
<td>TUE (%FSR)</td>
<td>0.1%</td>
<td>0.128%</td>
</tr>
<tr>
<td></td>
<td>Calibrated Error</td>
<td>0.01%</td>
<td>-</td>
</tr>
<tr>
<td>Thermocouple</td>
<td>TUE (%FSR)</td>
<td>0.1%</td>
<td>0.064%</td>
</tr>
<tr>
<td></td>
<td>Calibrated Error</td>
<td>0.01%</td>
<td>0.007%</td>
</tr>
<tr>
<td>Thermistor</td>
<td>TUE (%FSR)</td>
<td>0.25%</td>
<td>0.183%</td>
</tr>
<tr>
<td></td>
<td>Calibrated Error</td>
<td>0.05%</td>
<td>-</td>
</tr>
<tr>
<td>RTD</td>
<td>TUE (%FSR)</td>
<td>0.1%</td>
<td>0.074%</td>
</tr>
<tr>
<td></td>
<td>Calibrated Error</td>
<td>0.01%</td>
<td>0.0011%</td>
</tr>
</tbody>
</table>

Figure 1: Measured Industrial Voltage Input Results
2 Theory of Operation

This analog input module can accept the standard industrial voltage and current inputs along with temperature inputs from RTDs, thermocouples, and thermistors. The circuitry for this input module revolves around a highly integrated 24-bit delta-sigma converter which includes the required excitation and biasing circuitry to directly acquire the temperature input signals. A high impedance instrumentation amplifier (INA) and attenuating difference amplifier are used to reduce the large industrial voltage and current inputs to levels within range of the +5 V ADC. A detailed schematic for this design is shown in Figure 2.

Figure 2: Detailed Analog Input Schematic

2.1 Industrial Voltage and Current Inputs

As shown in Figure 3, the input circuit for industrial voltages and currents is composed of an instrumentation amplifier INA826 and a difference amplifier INA159. The INA826 is used as a high-impedance buffer for the input signals. This prevents the input impedance of the difference amplifier from causing errors due to interactions with the input source impedance. The INA159 is a precision gain of 0.2 V/V difference amplifier which is used to attenuate and level-shift the large industrial voltage signals to a proper input range for the +5V ADC. Switch S1 closes when acquiring industrial current inputs. This places placing a sense resistor in series with the current flow reducing a voltage proportional to the input current.

The output of the INA159 connects to the AIN0 input of the ADS1248 and the mid-supply reference connects to AIN1. The external reference voltage connected between REFP0 and REFN0 is used as the reference voltage for the ADC. The transfer function for the ADC output is shown in Equation (1) where “GAIN” is the ADS1248 PGA gain setting.

Due to the effects of aliasing, any ADC, regardless of architecture, need some amount of filtering on its inputs to reduce noise in the system. The filters are important for rejecting any noise that might be subjected to the ADC inputs that are near the modulator sampling speed. The simple RC filter shown in Figure 2 offers adequate performance.
2.2 Thermocouple Circuitry

A thermocouple is a temperature-measuring device consisting of two dissimilar conductors joined at their ends. Thermocouples are inexpensive, rugged and can measure a wide range of temperatures. They are self-powered and require no external form of excitation. The main limitation with thermocouples is accuracy. The thermocouple is based on the Seebeck effect; it produces a voltage when the temperature of measuring junction differs from the reference junction. The implication of this effect is that thermocouples do not actually measure an absolute temperature; they only measure the temperature difference between two points, commonly known as the hot and cold junctions. Therefore, in order to determine the temperature at hot junction, we also need to know the cold junction temperature which can be obtained by thermistor, as explained in the following section.

The ADS1248 includes internal circuitry to directly acquire the voltage from thermocouple sensors. The thermocouple is connected to the inputs of the ADC through a standard input filter. An internal bias voltage, V_{BIAS}, is used to bias the negative thermocouple connection to a mid-supply voltage. This shifts the small thermocouple output voltage to a range within the common-mode input range of the ADC. The external 2.5V reference is used for the ADC reference for thermocouple inputs.

\[
\text{Code}_{\text{OUTPUT}} = \text{Code}_{\text{TOTAL}} \left( \frac{0.2 \cdot V_{\text{IN}} \cdot \text{GAIN}}{2 \cdot V_{\text{REF}}} \right) = \text{Code}_{\text{TOTAL}} \left( \frac{0.2 \cdot V_{\text{TC}} \cdot \text{GAIN}}{5 \text{ V}} \right)
\] (1)

Figure 4: Thermocouple Input Circuitry
The resulting input voltage, reference voltage, and final output code transfer function for this circuit are shown in Equations (2) - (4).

\[ V_{IN} = V_{AIN3} - V_{AIN2} = V_{TC} \]  
\[ V_{REF} = 2.5 \text{ V} \]  
\[ \text{Code}_{\text{OUTPUT}} = \text{Code}_{\text{TOTAL}} \left( \frac{V_{IN} \cdot \text{GAIN}}{2 \cdot V_{REF}} \right) = \text{Code}_{\text{TOTAL}} \left( \frac{V_{TC} \cdot \text{GAIN}}{5 \text{ V}} \right) \]

Because the thermocouple voltage is very small compared to the 2.5V reference voltage, the internal PGA gain stage is set to a high value to increase the signal at the ADC inputs.

### 2.3 Thermistor Circuitry

A thermistor is a silicon element whose resistance varies significantly with temperature. This design uses negative temperature coefficient (NTC) thermistors, meaning that the sensor resistance will decrease as the temperature increases. The non-linearity in the resistance versus temperature characteristic of thermistors limits their usable temperature range. Placing a resistor in parallel with the thermistor (\(R_P\)) helps reduce the non-linearity of the thermistor.

The thermistor resistance can be measured by passing a known current source through the thermistor while measuring the voltage. Figure 3 shows the ratiometric measurement configuration used for this design. In the configuration, the excitation current returns to ground through a low-side reference resistor, \(R_{REF}\). The voltage potential developed across \(R_{REF}\), \(V_{REF}\), is fed into the positive and negative reference pins (REFP and REFN) of the ADC. \(V_{REF}\) serves three purposes in this design: it sets the input common-mode voltage (VCM), the differential ADC input range (typically ±\(V_{REF}\)), and it is also used to convert the input voltage into digital output codes.

![Figure 5: Thermistor Input Circuitry](image-url)
The voltage drop across the thermistor and $R_{\text{REF}}$ resistors produced by excitation source in the ratiometric configuration are shown as Equations below. Two precision current sources are used to cancel the differential filter resistances. Because the input voltage and reference voltage are produced by the same currents, the ADC output code simplifies to the ratio of the thermistor and $R_{\text{REF}}$ resistances. This is shown in Equations (5) - (8). Consequently, inaccuracies due to magnitude, temperature drift, and noise of the current source cancel without affecting the final conversion result. This technique works best when the two current sources are well-matched, both in initial accuracy and temperature drift.

\[
I_1 = I_2 = I \quad (5)
\]

\[
V_{\text{DIFF}} = V_{\text{IN+}} = I \times (R_{\text{RTHD}}/R_P) \quad (6)
\]

\[
V_{\text{REF}} = 2 \times I \times R_{\text{REF}} \quad (7)
\]

\[
\text{Code}_{\text{OUTPUT}} = \text{Code}_{\text{TOTAL}} \left( \frac{V_{\text{IN}} \cdot \text{GAIN}}{2 \cdot V_{\text{REF}}} \right) = \text{Code}_{\text{TOTAL}} \left( \frac{(R_{\text{RTHM}}/R_P) \cdot \text{Gain}}{4 \times R_{\text{REF}}} \right) \quad (8)
\]

### 2.4 RTD Circuitry

Resistive Temperature Detectors, RTDs, are temperature sensing elements that have a predictable resistance versus temperature. Therefore by measuring the resistance, the temperature can be calculated. For more information on RTD sensors please review References 1, 2, 3, and 4. Figure 6 displays the ratiometric 3-wire RTD circuit used in this design. Two precision current sources are typically used in 3-wire RTD applications to cancel the RTD lead resistances. The design and theory for this circuit are based on TIPD120: 3-Wire RTD Measurement System Reference Design, -200°C to 850°C. TIPD120 uses the ADS1247, the two-channel version of the ADS1248, so the circuit configuration and component values work well in this design.
The two dedicated current source outputs, \( I_{\text{EXC1}} \) and \( I_{\text{EXC2}} \), connect directly at the 3-Wire RTD connections. This prevents the current sources from flowing through the input filter which is used to reduce extrinsic noise.

The resulting input voltage, reference voltage, and final output code transfer function for this circuit are shown in Equations (9) - (11).

\[
V_{\text{IN}} = V_{\text{AIN4}} \cdot V_{\text{AIN5}} = I \times R_{\text{RTD}} \quad (9)
\]

\[
V_{\text{REF}} = 2 \times I \times R_{\text{REF}} \quad (10)
\]

\[
\text{Code}_{\text{OUTPUT}} = \text{Codes}_{\text{TOTAL}} \left( \frac{V_{\text{IN}} \cdot \text{GAIN}}{2 \cdot V_{\text{REF}}} \right) = \text{Codes}_{\text{TOTAL}} \left( \frac{R_{\text{RTD}} \cdot \text{GAIN}}{4 \times R_{\text{REF}}} \right) \quad (11)
\]

Using differential and common-mode low-pass filters at the input and reference paths improves the cancellation of excitation and environmental noise. However, it is important to note that the corner frequency of the two differential filters must be well-matched as stated in Reference 2. The differential filter cutoff frequencies for the input and the reference voltage are shown in Equations (12) and (13) respectively.
2.5 Digital Isolation

Most AI modules require isolation from the backplane and other AI modules. This is typically accomplished by isolating the digital signals between the host processor/controller and the ADC in the AI circuit. There are many topologies available to achieve the isolation but galvanic (capacitive) isolation has many advantages over other topologies and will be selected for this design.

3 Component Selection

3.1 ADC – ADS1248

As shown in Figure 2, ADS1248 is chosen for this application. This device not only has the resolution and accuracy needed to achieve the aforementioned design goals, but also features all the internal sub-circuits required to realize the design.

The ADS1248 is a 24-bit, delta-sigma (ΔΣ) ADC that offers a complete front-end solution for temperature detection applications. It comes from a product family of highly integrated precision data converters, featuring a low-noise programmable gain amplifier (PGA), a precision ΔΣ modulator, a digital filter, an internal oscillator, and two digitally controlled precision current sources (IDACs). It is a popular industry choice for precision temperature measurement applications.

3.2 Digital Isolator – ISO7641 and ISO7221

The four serial data signals required to communicate bi-directionally with the ADS1248 are serial communication signals SCLK, DIN, SDO, CS and start, DRDY. In order to maintain isolation from the host controller, these signals must be isolated through a digital isolator. The ISO7641 is chosen for the SPI communication with a 25Mbps digital isolator and ISO7221 is chosen for the start control and DRDY with 5 Mbps signal rate. Both of them feature >4 kV galvanic isolation.

3.3 Industrial Voltage and Current Circuitry

Instrumentation amplifiers are the appropriate choice to buffer the analog input module due to their high input impedance. DC errors from the INA will directly contribute to the final accuracy, therefore an instrumentation amplifier with low offset voltage (V<sub>OS</sub>), low V<sub>OS</sub> drift (V<sub>OS(DRIFT)</sub>), low gain error and gain nonlinearity, high common-mode rejection ratio (CMRR), and high power-supply rejection ratio (PSRR) will help keep the error contribution of the amplifier as low as possible. The INA826 was chosen because it achieves 240uV typical, V<sub>OS</sub> and 2.4 uV/°C typical, V<sub>OS(DRIFT)</sub>, +/-0.003% typical gain error and 1ppm typical gain nonlinearity. It also features a typical CMRR of 95 dB and a typical PSRR of 124dB. Wide input and output voltage ranges are also required in this application. INA826 has a wide supply range from 2.7V to 36V and rail- to -rail output stage which makes it suitable in this design.

The difference amplifier is added to attenuate the input signal into a proper input range of the ADC. The on-chip resistors are laser-trimmed for accurate gain and high common-mode rejection. For ADS1248, the input range is +/-V<sub>REF</sub>/GAIN. For gain = 1, the maximum input range is +/-2.5V. The maximum input voltage for this design is +/-10v, so a gain of 0.25 maximum is required. INA159 is a fixed gain of 0.2 with +/-100uV typical, V<sub>OS</sub> and +/-0.002% typical, V<sub>OS(DRIFT)</sub>, +/-0.005% typical gain error and +/-0.0002%FS typical gain nonlinearity which makes it an appropriate choice. It also features a typical CMRR of 96dB.
The transfer function for the INA159 circuit is shown in Equation 15. For +/-10V input, the output is from 0.5V to 4.5V.

$$V_{OUT} = V_{IN} \left( \frac{20k}{100k} \right) + V_{REF} \left( \frac{100k}{100k+40k/40k} \right) \left( 1 + \frac{20k}{100k} \right) = 0.2V_{IN} + V_{REF} \quad (14)$$

The ADS1248 register configuration for industrial inputs is displayed in Table 2. The PGA gain can be set according to the input range by changing the contents of the SYS0 registers. The data rate was set to 40SPS.

### Table 2: Register Settings for Industrial Voltage and Current Inputs

<table>
<thead>
<tr>
<th>Register (Address)</th>
<th>Register Values</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUX0 (00h)</td>
<td>0x08</td>
<td>Positive input channel AIN0, negative input channel AIN1</td>
</tr>
<tr>
<td>MUX1 (02h)</td>
<td>0x00</td>
<td>REF0 input pair selected as VREF</td>
</tr>
<tr>
<td>VBIAS (01h)</td>
<td>0x04</td>
<td>Bias voltage is applied on AIN2</td>
</tr>
<tr>
<td>MUX1 (02h)</td>
<td>0x00</td>
<td>REF0 input pair selected as VREF</td>
</tr>
<tr>
<td>SYS0 (03h)</td>
<td>0x03</td>
<td>Data rate=40SPS, PGA gain =1 (I_{IN}: +/−25 \text{ mA}, V_{IN}: 0-10 \text{ V}, +/−10 \text{ V})</td>
</tr>
<tr>
<td></td>
<td>0x13</td>
<td>Data rate=40SPS, PGA gain =2 (I_{IN}: 0-20 \text{ mA}, 4-20 \text{ mA}, V_{IN}: 0-5 \text{ V}, +/−5 \text{ V})</td>
</tr>
</tbody>
</table>

#### 3.4 Thermocouple input

There are many types of thermocouples, each with its own unique characteristics. Selection of the combination is driven by cost, availability, convenience, melting point, chemical properties, stability, and output. Different types are best suited for different applications. They are usually selected on the basis of the temperature range and sensitivity needed. Type J, K, T, & E are “Base Metal” thermocouples, the most common types of thermocouples. Type R, S, and B thermocouples are “Noble Metal” thermocouples, which are used in high temperature applications. In this design, a Type J (iron – constantan) was selected for testing which has higher sensitivity of about 50 µV/°C.

Table 3 lists the register settings for the thermocouple input. Set the data rate at or below 20 SPS to reduce the influence of 50/60Hz noise on the small thermocouple input voltages.

### Table 3: Register Settings for Thermocouple Inputs

<table>
<thead>
<tr>
<th>Register (Address)</th>
<th>Register Values</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUX0 (00h)</td>
<td>0x1A</td>
<td>Positive input channel AIN3, negative input channel AIN2</td>
</tr>
<tr>
<td>VBIAS (01h)</td>
<td>0x04</td>
<td>Bias voltage is applied on AIN2</td>
</tr>
<tr>
<td>MUX1 (02h)</td>
<td>0x00</td>
<td>REF0 input pair selected as VREF</td>
</tr>
<tr>
<td>SYS0 (03h)</td>
<td>0x50</td>
<td>Data rate=5SPS, PGA gain =32 (\text{Temperature}&gt;700^\circ\text{C})</td>
</tr>
<tr>
<td></td>
<td>0x60</td>
<td>Data rate=5SPS, PGA gain =64 (\text{Temperature}&lt;700^\circ\text{C})</td>
</tr>
</tbody>
</table>
3.5 Thermistor input

To meet the design goals for the cold junction temperature range of 0°C to 50°C, the NTCS0603E3222FMT thermistor has been chosen with resistance of 2.2k at 25°C, ± 1% tolerance, and K of 3520. The datasheet specifies a resistance value of 886.05Ω at 50°C and 6378.5Ω at 0°C.

Shunting the thermistor with a resistor drastically improves the linearity across temperature. However, the output voltage range is reduced as the shunt resistor is reduced in value. The best compromise between linearity and output voltage is achieved when the shunt resistor is equal to the thermistor resistance at the median temperature of the system. Therefore, choose \( R_p \) to be 2.2kΩ in parallel with the thermistor.

The parallel combination results in a measurement resistance range from 631.652Ω to 1635.799Ω and is equal to 1004.147Ω at 25°C.

The excitation currents are set to 1 mA to maximize the thermistor sensor output while keeping the errors due to self-heating low.

The maximum allowable PGA gain setting is based on the reference voltage, the thermistor resistance change, and the excitation current as shown in Equations (15) through (17).

\[
R_{RTHM@0C//R_P} = \frac{6378.5Ω}{22Ω} = 1635.799Ω
\]  

(15)

\[
V_{IN\_MAX\_THRM} = R_{RTHM@0C//R_P} \times I_{IDAC} = 1635.799Ω \times 1mA = 1.6358V
\]  

(16)

\[
Gain_{MAX} = \frac{V_{REF}}{V_{IN\_MAX}}
\]  

(17)

As shown in Figure 5, the excitation current sources must flow out the AIN6 and AIN7 pins and therefore through the input filter before reaching the thermistor. Therefore, the input resistors will be set to 249Ω to keep the voltage drop across them less than 0.25V. This will prevent the voltage drop across them from interfering with the input common-mode limitations or the IDAC compliance.

For the IDACs to remain operational, the inputs of the ADS1248 must satisfy the IDAC compliance voltage of 0.7V as specified in the product datasheet. Therefore, the maximum voltages that can occur at the AIN6 and AIN7 inputs is calculated in Equation (18).

The voltage at AIN6 is equal to the sum of \( V_{REF} \), \( V_{IN\_MAX} \) and the voltage drop across the input filter as shown in Equation (19). This voltage must remain less than the compliance voltage of 4.3V. The maximum reference voltage can therefore be calculated as shown in Equation (19).

\[
AIN6_{MAX} \leq AVDD - 0.7V = 4.3V
\]  

(18)

\[
AIN7_{MAX} \leq AVDD - 0.7V = 4.3V
\]  

(18)

\[
V_{REF\_MAX} = AIN6_{MAX} - V_{IN\_MAX} - I^* R_{filter} = 4.3V - 1.636V - 249Ω \times 0.001A = 2.415V
\]  

(19)
Combining Equations (17) and (19), the gain set to 1V/V. Choosing $V_{\text{REF}}$ close to $V_{\text{IN,MAX,THRM}}$ will improve the circuit performance and measurement resolution. Equations (16) and (19) define the allowable range for the $V_{\text{REF}}$ voltage as displayed in Equation (20).

$$1.6358V \leq V_{\text{REF}} \leq 2.415 \text{ V}$$  \hspace{1cm} (20)

$V_{\text{REF}}$ will be selected in Section 3.6 to fulfill both the thermistor and RTD input circuitry requirements.

Table 4 displays the register settings when configured for thermistor inputs.

**Table 4: Register Settings for Thermistor Inputs**

<table>
<thead>
<tr>
<th>Register (Address)</th>
<th>Register Values</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUX0 (00h)</td>
<td>0x3E</td>
<td>Positive input channel AIN7, negative input channel AIN6</td>
</tr>
<tr>
<td>MUX1 (02h)</td>
<td>0x28</td>
<td>REF1 input pair selected as VREF</td>
</tr>
<tr>
<td>SYS0(03H)</td>
<td>0x02</td>
<td>PGA gain=1; data rate=20sps</td>
</tr>
<tr>
<td>IDAC0(0Ah)</td>
<td>0x06</td>
<td>IDAC=1000\text{\mu A}</td>
</tr>
<tr>
<td>IDAC1(0Bh)</td>
<td>0x76</td>
<td>Current source connect to AIN7 and AIN6</td>
</tr>
</tbody>
</table>

### 3.6 RTD Input Circuitry Selection

The RTD excitation current will first be set to 1 mA to limit the self-heating errors of the RTD to an acceptable level. This results in a maximum input voltage of 390.48 mV as shown in Equations (21) and (22).

$$R_{\text{RTD}@850^\circ C} = 390.48 \text{ \Omega}$$  \hspace{1cm} (21)

$$V_{\text{IN,MAX,RTD}} = R_{\text{RTD}@850^\circ C} \times I_{\text{IDAC}} = 390.48 \Omega \times 1 \text{ mA}$$  \hspace{1cm} (22)

The PGA gain setting should be selected such that the full-scale range of the RTD input is close to the full-scale input of the thermistor input, Equation (16) design to optimize the reference voltage for both circuits. Table 5 lists the resulting full-scale ADC input voltages, $V_{\text{IN,FS}}$, for several PGA gain settings.

**Table 5: Full Scale ADC Voltages vs. PGA Gain Settings with RTD Input**

<table>
<thead>
<tr>
<th>PGA Gain</th>
<th>$V_{\text{IN,MAX,RTD}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0.39048</td>
</tr>
<tr>
<td>2</td>
<td>0.78096</td>
</tr>
<tr>
<td>4</td>
<td>1.56192</td>
</tr>
<tr>
<td>8</td>
<td>3.12304</td>
</tr>
<tr>
<td>16</td>
<td>6.24768</td>
</tr>
</tbody>
</table>

The PGA gain will be set to 4V/V so $V_{\text{IN,MAX,RTD}}$ is close to $V_{\text{IN,MAX,THRM}}$. This will allow both circuits to achieve good resolution while sharing a common $V_{\text{REF}}$ voltage.

The RTD input must also satisfy the IDAC compliance voltage as shown in Equation (23).
\[
A_{IN0} = V_{REF} + V_{IN,\text{MAX}} = V_{REF} + 1.56192V < 4.3V
\]

\(V_{REF}\) will be set to 1.64V to maximize the resolution for both circuits while using a standard value resistor of 820\(\Omega\). The value of \(R_{REF}\) is selected based on the IDAC setting and the desired \(V_{REF}\) voltage, as shown in Equation (24).

\[
R_{REF} = \frac{V_{REF}}{2 \times I_{IDAC}}
\]

An 820 \(\Omega\) \(R_{REF}\) resistor was chosen based on the results of Equation (24). Since the voltage across the \(R_{REF}\) sets the reference voltage for the ADC, the tolerance and temperature drift of \(R_{REF}\) directly affect the measurement gain error. Therefore, a resistor with 0.02% maximum tolerance was selected.

Table 5 displayed the configuration for the thermocouple input.

<table>
<thead>
<tr>
<th>Register (Address)</th>
<th>Register Values</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUX0 (00h)</td>
<td>0x25</td>
<td>Positive input channel AIN4, negative input channel AIN5</td>
</tr>
<tr>
<td>MUX1 (02h)</td>
<td>0x28</td>
<td>REF1 input pair selected as VREF</td>
</tr>
<tr>
<td>SYS0(03h)</td>
<td>0x22</td>
<td>PGA gain=4; data rate=20sps</td>
</tr>
<tr>
<td>IDAC0(0Ah)</td>
<td>0x06</td>
<td>IDAC=1000(\mu)A</td>
</tr>
<tr>
<td>IDAC1(0Bh)</td>
<td>0x89</td>
<td>Current source connect to IEXT1 and IEXT2</td>
</tr>
</tbody>
</table>

4 Circuit Performance Calculations

4.1 Industrial Voltage and Current Inputs

The PLC input circuit performance is based on the specifications of INA826, INA159 and ADS1248.

Due to the high differential impedance of 20G \(\Omega\) of the INA826, the offset caused by the input bias current flowing through the filter resistor is negligible. INL, offset voltage, gain error and CMRR of the INA826 at room temperature are displayed in Table 6. The gain for INA826 is 1, \(V_{OSI}\) (Input stage offset voltage) and \(V_{OSO}\) (output stage offset voltage) can be added together directly and get the final \(V_{OS}\) as 240uV.

<table>
<thead>
<tr>
<th></th>
<th>Typ</th>
<th>Voltage (ppm) (+/-10 V)</th>
<th>Current (ppm) (+/-25mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Offset (mV)</td>
<td>0.24</td>
<td>12</td>
<td>19</td>
</tr>
<tr>
<td>CMRR(db)</td>
<td>95</td>
<td>9</td>
<td>9</td>
</tr>
<tr>
<td>INL (ppm)</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Gain error (%FSR)</td>
<td>+/-0.003</td>
<td>30</td>
<td>30</td>
</tr>
<tr>
<td>TUE</td>
<td>37</td>
<td>41</td>
<td></td>
</tr>
</tbody>
</table>

Table 6: Calculated Performance of the INA826

The error analysis method is the same for both voltage input and current input. Take +/-10V voltage as an example, the offset, INL, and gain error can be transformed into ppm directly. The offset error caused by CMRR can be calculated as Equation (25).
\[ V_{CMRR} = 10V \times \frac{1}{10^{95/20}} = 0.177mv \]  
(25)

\[ V_{CMRR}(FS) = 0.177mV/20V \times 10^3 = 9ppm \]

Total error caused by INA826 can be calculated using Equation (26). The error in ppm for the current input can be calculated similarly.

\[ V_{INA826} = \sqrt{12^2 + 9^2 + 1^2 + 30^2} = 34ppm \]  
(26)

The INA159 errors include offset voltage, gain error and gain nonlinearity. As shown in Equation (14), the \( V_{REF} \) voltage will also affect the final output of the INA159 and will be included as well. These errors are listed in Table 7.

The input filter resistor of INA159 is 1 Ω, compare to 10k input resistor of the INA159, it will also cause gain errors.

\[ V_{\text{Filter\_ERROR}} = \frac{1}{1+10k} \times 10^6 = 100ppm \]  
(27)

\( V_{REF} \) initial error will cause offset, the offset voltage is 1.25mV with 0.05% maximum error.

\[ V_{\text{REF\_ERROR}} = 2.5V \times 0.05\% = 1.25mV \]  
(28)

**Table 7: Calculated Performance of INA159**

<table>
<thead>
<tr>
<th>Filter</th>
<th>Gain error</th>
<th>Typ</th>
<th>Voltage (ppm) (±/10 V)</th>
<th>Current (ppm) (±/25mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>INA159</td>
<td>Offset (mV)</td>
<td>1.25</td>
<td>62.5</td>
<td>88</td>
</tr>
<tr>
<td></td>
<td>Offset (mV)</td>
<td>0.1</td>
<td>5</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>CMRR(db)</td>
<td>96</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>INL (%FSR)</td>
<td>+/0.0002</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>Gain error (%FSR)</td>
<td>+/0.005</td>
<td>50</td>
<td>50</td>
</tr>
<tr>
<td>TUE</td>
<td></td>
<td>128</td>
<td>143</td>
<td></td>
</tr>
<tr>
<td>Calibrated Error</td>
<td></td>
<td>2</td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>

The total error is calculated in using the same root sum of squares method used in Equation (26).

The main ADS1248 error contributors are the offset voltage, gain error and gain nonlinearity. They are listed in Table 8. The total error in voltage mode caused by ADS1248 can be calculated as Equation (29).

**Table 8: Calculated Performance of ADS1248**

<table>
<thead>
<tr>
<th>ADS1248</th>
<th>Offset (mV)</th>
<th>Typ</th>
<th>Voltage (ppm) (±/10 V)</th>
<th>Current (ppm) (±/25mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>INL (ppm)</td>
<td>6</td>
<td>7.5</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td>Gain error (%FSR)</td>
<td>+/-0.005</td>
<td>50</td>
<td>50</td>
</tr>
<tr>
<td>V_{REF}</td>
<td>Gain error</td>
<td>0.05%</td>
<td>500.25</td>
<td>500.25</td>
</tr>
<tr>
<td>R_{shunt}</td>
<td>Gain error</td>
<td>0.1%</td>
<td>0</td>
<td>1000</td>
</tr>
</tbody>
</table>
The tolerance of the REF5025 will produce gain errors in the ADC transfer function as shown in Equation (30).

\[
\text{Gain Error}_\text{REF} = \frac{\pm V_{\text{REF Tol}}}{1 \pm V_{\text{REF Tol}}} \times 100 = \frac{\pm 0.05\%}{1 \pm 0.05\%} \times 100 = 500.25 \text{ppm}
\]

In current mode, the shunt resistor is a 0.1% precision resistor which will also introduce gain error. The INL is typically specified in either number of ADC codes or in ppm FSR. Because INL is not a gain error, it must be multiplied by the full-scale input voltage of the ADC rather than \(V_{\text{IN MAX}}\), as shown in Equation (31). In the +/-10 V Voltage mode, \(V_{\text{IN MAX}}\) range is 4V.

\[
\text{INL Error}_\text{ADC}(V) = \frac{\text{INL}}{1,000,000} \times \frac{2 \times V_{\text{REF}}}{\text{Gain}} = \frac{6 \text{ ppm}}{1,000,000} \times \frac{2 \times 2.5V}{V} = 30 \text{ μV}
\]

\[
\text{INL Error}_\text{ADC}(\text{ppm}) = \frac{30 \text{ μV}}{4V} = 7.5 \text{ppm}
\]

Since the INA826, INA159 and ADS1248 errors are uncorrelated, a probable total TUE of the industrial input range of +/-10V output can be calculated by taking the root of the sum of squares (RSS) of their individual errors, as shown in Equation (32).

\[
V_{\text{TUE PLC}} = \sqrt{V_{\text{INA826}}^2 + V_{\text{INA159}}^2 + V_{\text{ADS1248}}^2} = \sqrt{37^2 + 128^2 + 503^2} = 520 \text{ppm}
\]

Multiply \(V_{\text{TUE PLC}}\) by the full-scale input range to calculate the total error in volts. For +/-10V output range, the output error voltage is 10.38mV as calculated in Equation (33).

\[
V_{\text{error PLC}} = V_{\text{FS}} \times V_{\text{TUE PLC}} = 20V \times 520\text{ppm} = 10.38 \text{mV}
\]

The total current error caused by INA826, INA159, ADS1248, reference voltage and shunt resistor tolerance in current mode is calculated as Equation (34).
\[
I_{TUE_{PLC}} = \sqrt{I_{INA826}^2 + I_{INA159}^2 + I_{ADS1248}^2} = \sqrt{41^2 + 143^2 + 1119^2} = 1129 \text{ ppm (34)}
\]

Total error is as calculated in Equation (35) and output current error is roughly 54\textmu A.

\[
I_{\text{error}_{PLC}} = I_{FS} \times 1129 \text{ ppm} = 50 \text{ mA} \times 1129 \text{ ppm} = 54.19 \text{ \mu A (35)}
\]

The errors for the different input ranges can be calculated using the same methods.

### 4.2 Thermocouple Input performance

The errors of the ADS1248 affect the final thermocouple accuracy. In the configuration, the filter resistor won't contribute any significant errors due to high input impedance of ADS1248. Again, the offset voltage, gain error and gain nonlinearity will cause errors as shown in Table 9. For the K-type thermocouple, the FS is 77.648mV which ranges from -8.095mV to 69.553mV when the temperature changes from -200°C to 1200°C.

<table>
<thead>
<tr>
<th>Voltage (FS=77.648mV)</th>
<th>Typ</th>
<th>Calculated (FS ppm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADS1248 Offset (mV)</td>
<td>0.015</td>
<td>193</td>
</tr>
<tr>
<td>ADS1248 INL (LSB)</td>
<td>6</td>
<td>63</td>
</tr>
<tr>
<td>ADS1248 Gain error (%FSR)</td>
<td>+/-0.02</td>
<td>200</td>
</tr>
<tr>
<td>(V_{REF}) Gain error</td>
<td>0.05%</td>
<td>500.25</td>
</tr>
<tr>
<td>(TUE) Calibrated Error</td>
<td></td>
<td>576</td>
</tr>
</tbody>
</table>

Offset FS error is 193 ppm as calculated in Equation (36).

\[
V_{OS_{ppm}} = \frac{15 \, \mu V}{77.648 mV} \times 10^6 = 193 \text{ ppm (36)}
\]

Total error caused by ADS1248 and reference voltage can be calculated as Equation (37).

\[
V_{TUE_{thermocouple}} = \sqrt{V_{offset}^2 + V_{INL}^2 + V_{gain\, error}^2 + Gain\, error\, V_{REF}^2} = \sqrt{(193)^2 + (63)^2 + (200)^2 + (500.25)^2} = 576 \text{ ppm (37)}
\]

Total voltage error can be calculated by multiplying the full-scale range as shown in Equations (38) and . The voltage error can be translated to temperature error using the thermocouple sensitivity as shown in Equation (41).
\[ V_{error\_thermocouple} = V_{FS} \times V_{TUE\_thermocouple} = 77.648\text{mV} \times 576\text{ppm} = 44.7\mu\text{V} \] (38)

\[ V_{error\_thermocouple\_CAL} = V_{FS} \times V_{TUE\_thermocouple} = 77.648\text{mV} \times 63\text{ppm} = 4.89\mu\text{V} \] (39)

\[ T_{error\_thermocouple} = \frac{44.7\mu\text{V}}{50\mu\text{V}^\circ}\text{C} = 0.89^\circ\text{C} \] (40)

\[ T_{error\_thermocouple\_CAL} = \frac{4.89\mu\text{V}}{50\mu\text{V}^\circ}\text{C} = 0.0978^\circ\text{C} \] (41)

### 4.3 Thermistor Input performance

The temperature error in the thermistor circuit, it not only caused by offset voltage, INL, gain error of ADS1248, but also the current source mismatch, current mismatch drift, and the resistors \( R_p, R_{f1}, R_{f2} \) tolerant errors. Current source initial error and temperature drift won't affect the performance due to the ratiometric measurement. The full ADC output code is calculated in Equation (42), and the ideal code output is simplified as Equation (43). The full-scale code span code can be calculated using Equation (44).

\[
\text{Code}_{\text{OUTPUT}} = \text{Code}_{\text{TOTAL}} \times \frac{I_1 \times (R_{\text{RTHM}}/R_p + R_{f1}) - I_2 \times (R_{f2})}{(I_1 + I_2) \times R_{\text{REF}}}
\] (42)

\[
\text{Code}_{\text{ideal}} = \text{Code}_{\text{TOTAL}} \times \frac{R_{\text{RTHM}}}{2 \times R_{\text{REF}}}
\] (43)

\[
\text{Code}_{\text{FS}} = \text{Code}_{\text{TOTAL}} \times \frac{(R_{\text{RTHM}0}/R_p) - (R_{\text{RTHM}50}/R_p)}{2 \times R_{\text{REF}}}
\] (44)

Resistor tolerance errors in \( R_p, R_{f1}, R_{f2} \) introduce errors as shown in Appendix B.1.

The full-scale code value is derived in Equation (45).

\[
\text{Code}_{\text{FS}} = \text{Code}_{\text{TOTAL}} \times \frac{(R_{\text{RTHM}0}/R_p) - (R_{\text{RTHM}50}/R_p)}{2 \times R_{\text{REF}}}
\] (45)

The tolerance of \( R_{\text{REF}} \) will produce gain errors in the ADC transfer function. Assuming the tolerance is specified as a percentage, the transfer function gain error from the \( R_{\text{REF}} \) tolerance can be calculated from Equations 50.
\[ R_{\text{REF TOL}} = 0.02\% \]

\[ \text{Gain Error}_{\text{R}_{\text{REF TOL}}} = \frac{\pm R_{\text{REF TOL}}}{1 \pm R_{\text{REF TOL}}} \times 100 = \frac{\pm 0.02\%}{1 \pm 0.02\%} \times 100 = 0.020004\% \]

Errors introduced by current mismatch/mismatch drift and resistors tolerances are listed in Table 10 at 0°C, 25°C and 50°C. Compared to them, the gain error, INL and offset of ADS1248 can be ignored.

<table>
<thead>
<tr>
<th>Temperature</th>
<th>Mismatch error</th>
<th>( R_p ) tolerance error</th>
<th>( R_{\text{th}} ) tolerance error</th>
<th>( R_{\text{f1}} ) tolerance error</th>
<th>( R_{\text{f2}} ) tolerance error</th>
<th>( R_{\text{REF}} ) tolerance error</th>
<th>Total error</th>
</tr>
</thead>
<tbody>
<tr>
<td>0°C</td>
<td>0.159%</td>
<td>0.080%</td>
<td>0.0249%</td>
<td>0.0249%</td>
<td>0.0200%</td>
<td>0.183%</td>
<td>0.183%</td>
</tr>
<tr>
<td>25°C</td>
<td>0.119%</td>
<td>0.036%</td>
<td>0.0249%</td>
<td>0.0249%</td>
<td>0.0200%</td>
<td>0.131%</td>
<td>0.131%</td>
</tr>
<tr>
<td>50°C</td>
<td>0.084%</td>
<td>0.0096%</td>
<td>0.0249%</td>
<td>0.0249%</td>
<td>0.0200%</td>
<td>0.094%</td>
<td>0.094%</td>
</tr>
</tbody>
</table>

4.4 RTD Input performance

The temperature error in the 3-wire RTD circuit is not only caused by offset voltage, INL, gain error of ADS1248, but also the current source mismatch, current mismatch drift. Similar to the thermistor circuit, Current source initial error and temperature drift won’t affect the performance due to the ratiometric measurement. The ideal ADC output code is derived in Equations (47) and (48).

\[ \text{Code}_{\text{OUTPUT}} = \text{Code}_{\text{TOTAL}} \frac{I_1 R_{\text{RTD}}}{2 \cdot (I_1 + I_2) \cdot R_{\text{REF}}} \]  \hspace{1cm} (47)

\[ \text{Code}_{\text{ideal}} = \text{Code}_{\text{TOTAL}} \frac{R_{\text{RTD}}}{2 \cdot R_{\text{REF}}} \]  \hspace{1cm} (48)

The gain error introduced by current mismatch is shown in Equation (49).

\[ \text{Gain Error}_{\text{mis}} = \frac{\text{Code}_{\text{TOTAL}} I(1 + \text{mis}) R_{\text{RTD}}}{\text{Code}_{\text{ideal}} (2 + \text{mis}) R_{\text{REF}}} - \text{Code}_{\text{ideal}} = \frac{\text{mis}}{2 + \text{mis}} \]  \hspace{1cm} (49)

\[ \text{Gain Error}_{\text{mis}} = \frac{\text{Code}_{\text{TOTAL}} I R_{\text{RTD}} (2 + \text{mis})}{\text{Code}_{\text{ideal}} (2 + \text{mis}) R_{\text{REF}}} - \text{Code}_{\text{ideal}} = \frac{-\text{mis}}{2 + \text{mis}} \]

The INL has to be multiplied by the full-scale input voltage of the ADC rather than \( V_{\text{IN MAX}} \), as shown in Equation (50).
The magnitude of the IDAC source can be used to convert the calculated voltage error into a calculated resistance error as shown in Equations (51) and (52).

\[
\text{Error} (\Omega) = \frac{\text{Error} (V)}{I_{\text{IDAC}}} = \frac{390.48 \text{mV} \times 778 \text{ppm}}{1 \text{mA}} = 0.304 \Omega \quad (51)
\]

\[
\text{Error}_{\text{CAL}} (\Omega) = \frac{\text{Error} (V)}{I_{\text{IDAC}}} = \frac{390.48 \text{mV} \times 12.6 \text{ppm}}{1 \text{mA}} = 0.00492 \Omega \quad (52)
\]

The temperature accuracy can be calculated by dividing the resistance accuracy by the RTD sensitivity (\(\alpha\)). The results in Equations (53) and (54) display the temperature error in degrees Celsius using the \(\alpha\) value for 0°C.

\[
\text{Error} (\degree C) = \frac{\text{Error} (\Omega)}{\alpha_{@0\degree C}} = \frac{0.304 \Omega}{0.39083 \Omega/\degree C} = 0.78 \degree C \quad (53)
\]

\[
\text{Error} (\degree C) = \frac{\text{Error} (\Omega)}{\alpha_{@0\degree C}} = \frac{0.00492 \Omega}{0.39083 \Omega/\degree C} = 0.0125 \degree C \quad (54)
\]
5 PCB Design

The PCB schematic and bill of materials can be found in Appendix A.1.

5.1 PCB Layout

For optimal performance of this design follow standard precision PCB layout guidelines, including proper decoupling very close to all mixed signal integrated circuits and providing adequate power and GND connections with large copper pours. The layout for the design is shown in Figure 8.

Figure 8: Altium PCB Layout
6 Verification and Measured Performance

6.1 $V_{IN}$ Circuit

DC transfer function data for the PLC $V_{IN}$ circuit in +/- 10 V modes was collected by converting the ADC digital code into voltage. The measurement results and error are shown in Figure 9 and Figure 10.

![Figure 9: Measured Industrial Voltage Input Transfer Function](image)

![Figure 10: Measured Industrial Voltage Input Error](image)

The results after at two-point gain and offset calibration are shown in Figure 11.
6.2 $I_{IN}$ Circuit

DC transfer function data for the PLC $I_{IN}$ circuit in +/- 25mA modes was collected by converting the ADC digital code into current. The measurement results and error are shown in Figure 12 and Figure 13.
The results after a two-point offset and gain calibration are shown in Figure 14.
6.3 Thermocouple with Thermistor cold junction compensation

Thermocouple and thermistor performance are tested individually at first.

Simulating the thermocouple voltage using Keithley and it can be read back accurately by 8 ½ voltmeter. Measured result can be got by converting the ADS1248 digital code to voltage. Inverse Polynomials provide the temperature from the known thermocouple voltage (translate error by Inverse Polynomials is limited to 0.05°C which can be ignored). Figure 12, 13 show the measured voltage and error actual from ADS1298 with voltage generated by Keithley. Figure 14, 15 show the measured temperature and temperature error and temperature error using Inverse Polynomials. After calibration, the voltage error is less than +/-2.5uV and temperature error is less than +/-0.1°C.

![Figure 15: Measured Thermocouple Input Circuitry Transfer Function](image1)

![Figure 16: Measured Thermocouple Voltage Error](image2)
**Figure 17**: Calibrated Thermocouple Voltage Error

**Figure 18**: Measured Thermocouple Temperature Error
Similarly, measuring the thermistor performance by converting the ADS1248 code into resistor value based on equation 8. At the same time, using 8 ½ voltmeter to read back the actual thermistor value. In this way, the measured resistance and resistance error can be measured as shown in figure 17, 18. Steinhart–Hart equation can be used to convert the thermistor resistance into temperature. The measured temperature and temperature error are shown in figure 19, 20.

![Calibrated Thermocouple Temperature Error](image)

**Figure 19: Calibrated Thermocouple Temperature Error**

![Measured Thermistor Input Transfer Function](image)

**Figure 20: Measured Thermistor Input Transfer Function**
Figure 21: Measured Thermistor Input Circuitry Error

Figure 22: Measured Thermistor Input Circuitry Temperature Error
The calculation procedure to achieve cold junction compensation is simple as shown in figure 21. Interleave readings between the thermocouple inputs and the thermistor input. If the cold junction is in a very stable environment, more periodic cold junction measurements may be sufficient. The thermistor voltage should be converted into the CJC temperature according to the Steinhart–Hart equation. Then, the cold junction temperature need to convert to a voltage that is proportional to the thermocouple currently being used, to yield \( V_{CJC} \). This process can be accomplished by performing a reverse lookup table used for the thermocouple voltage-to-temperature conversion or using high-order polynomial. Adding the two voltages then yields the thermocouple-compensated voltage \( V_{Actual} \), where \( V_{CJC} + V_{TC} = V_{Actual} \). \( V_{Actual} \) is then converted to temperature using the same method before, and yields \( T_{Actual} \).

The performance of thermocouple with cold junction compensation is shown in figure 22.
Figure 25: Thermocouple Temperature Error with CJC

6.4 RTD circuit

To test the accuracy of the acquisition circuit, a series of calibrated high-precision discrete resistors were used as the input to the system. Figure 26 and Figure 27 display the unadjusted resistance measurement accuracy of the system over an input span from 20 Ω to 400 Ω, which represents a -200 – 850 °C temperature range. The offset error can be attributed to the offset of the ADC, while the gain error can be attributed to the accuracy of the $R_{REF}$ resistor and the ADC.

Figure 26: Measured Resistance Results with Precision Resistors
Precision temperature measurement applications are typically calibrated to remove the effects of gain and offset errors, which generally dominate the total system error. The simplest calibration method is a linear, or two-point, calibration which applies an equal and opposite gain and offset term to cancel the measured system gain and offset errors. Applying a gain and offset calibration yields the calibrated results shown in Figure 28.

The results in Figure 28 can be converted to temperature accuracy by dividing the results by the RTD sensitivity ($\alpha$) at the measured resistance. Figure 29 displays the calculated temperature accuracy of the circuit, not including any linearization related errors of the RTD.
7 Modifications

For the temperature detecting, there are a few other fully integrated products available from TI that offer the same required building blocks as the ADS1248 but feature different performance, channel count, and cost. Several of these devices are listed in Table 11.

Table 11: Alternate Fully Integrated ADC Solutions

<table>
<thead>
<tr>
<th>ADC</th>
<th>Resolution</th>
<th>Differential Inputs</th>
<th>PGA Range</th>
<th>IDACs Magnitude</th>
<th>Noise</th>
<th>Power Consumption</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADS1147(1)</td>
<td>16</td>
<td>2</td>
<td>1 – 128 V/V</td>
<td>50 μA – 1.5 mA</td>
<td>15.63 μV RMS</td>
<td>1.4 mW</td>
</tr>
<tr>
<td>ADS1247(1)</td>
<td>24</td>
<td>2</td>
<td>1 – 128 V/V</td>
<td>50 μA – 1.5 mA</td>
<td>1.07 μV RMS</td>
<td>1.4 mW</td>
</tr>
<tr>
<td>ADS1148(1)</td>
<td>16</td>
<td>4</td>
<td>1 – 128 V/V</td>
<td>50 μA – 1.5 mA</td>
<td>15.63 μV RMS</td>
<td>1.4 mW</td>
</tr>
<tr>
<td>ADS1120(1)</td>
<td>16</td>
<td>2</td>
<td>1 – 128 V/V</td>
<td>10 μA – 1.5 mA</td>
<td>15.63 μV RMS</td>
<td>1.4 mW</td>
</tr>
<tr>
<td>ADS1220(1)</td>
<td>24</td>
<td>2</td>
<td>1 – 128 V/V</td>
<td>10 μA – 1.5 mA</td>
<td>1.15 μV RMS</td>
<td>1.4 mW</td>
</tr>
<tr>
<td>LMP90100(2)</td>
<td>24</td>
<td>4</td>
<td>1 – 128 V/V</td>
<td>100 μA – 1 mA</td>
<td>4.29 μV RMS</td>
<td>5.1 mW</td>
</tr>
</tbody>
</table>

(1) AVDD = 3.3 V, AVSS = 0 V, Internal Reference = 2.048 V, Data Rate = 20 SPS, PGA = 4 V/V
(2) AVDD = 3 V, AVSS = 0 V, Internal Reference = 3 V, Data Rate = 13.42 SPS, PGA = 4 V/V

Any 36 V instrumentation amplifiers with unity gain stable can be used as the buffer amplifier in the PLC input module. However, as mentioned in Section 3.23, dc errors from the offset voltage (V_{OS}), V_{OS} drift (V_{OS(DRIFT)}), gain error and gain nonlinearity, CMRR, and PSRR affecting the V_{OUT} performance. Therefore, selecting an instrumentation amplifier with low offset voltage, low offset drift, high CMRR, and high PSRR will prevent the amplifier from reducing the performance of the ADC. Table 12 lists several optional instrumentation amplifiers that will work well in this application.

Table 12: Alternate Instrumentation Amplifiers

<table>
<thead>
<tr>
<th>Amplifier</th>
<th>Typical Offset Voltage (μV)</th>
<th>Typical Offset Drift (μV/°C)</th>
<th>CMRR (dB)</th>
<th>PSRR (μV/V)</th>
<th>Gain Error (gain=1)</th>
<th>Nonlinearity Error</th>
<th>Quiescent Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>INA121</td>
<td>400</td>
<td>4</td>
<td>86</td>
<td>25</td>
<td>0.01%</td>
<td>0.0002%</td>
<td>0.45</td>
</tr>
<tr>
<td>INA118</td>
<td>60</td>
<td>2.2</td>
<td>90</td>
<td>11</td>
<td>0.01%</td>
<td>0.0003%</td>
<td>0.35</td>
</tr>
<tr>
<td>INA111</td>
<td>600</td>
<td>12</td>
<td>90</td>
<td>12</td>
<td>0.01%</td>
<td>0.0005%</td>
<td>3.3</td>
</tr>
</tbody>
</table>
8 About the Authors

Collin Wells is an applications engineer in the Precision Linear group at Texas Instruments where he supports industrial products and applications. Collin received his BSEE from the University of Texas, Dallas.

Janet Sun is an analog field application engineer in Beijing, China. She supports signal-chain products in low-speed applications. She completed work on this system as well as several others during a 6-month rotation working with the precision amplifier team in Dallas. She received her bachelor and master degree in EE from Harbin institute of Technology, Harbin.

9 Acknowledgements & References

5. Precision Thermocouple Measurement with the ADS1118
6.
Appendix A.

A.1 Electrical Schematic

The schematic for this design can be seen in Figure 30.

Figure 30: Altium Schematic
A.2 Bill of Materials

The bill of materials for this circuit can be seen in Figure 31.

<table>
<thead>
<tr>
<th>Item #</th>
<th>Quantity</th>
<th>Designator</th>
<th>Value</th>
<th>Description</th>
<th>Manufacturer</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>18</td>
<td>C1, C3, C5, C7, C8, C10, C14, C15, C18, C20, C21, C23, C26, C27, C28, C29, C30, C34</td>
<td>0.1uF CAP, CERM, 0.1uF, 50V, +/-10%, X7R, 0603</td>
<td>Murata</td>
<td>GRM188R71H104KA93D</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>10</td>
<td>C2, C9</td>
<td>0.1uF CAP, CER, 100uF, 50V, +/-5%, C0G/NP0, 0603</td>
<td>AVX</td>
<td>0603A101J102A</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>10</td>
<td>C4, C6</td>
<td>10uF CAP, TANT, 10uF, 50V, +/-10%, 0.8 ohm, 7443-43 SMD</td>
<td>Vishay-Sprague</td>
<td>2930264095082CF2E3</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>14</td>
<td>C11, C25</td>
<td>22uF CAP, TANT, 22uF, 10V, +/-10%, 1.5 ohm, 6032-28 SMD</td>
<td>Vishay-Sprague</td>
<td>2930266960102CF2E3</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>10</td>
<td>C12</td>
<td>10uF CAP, CER, 10uF, 25V, +/-20%, X7R, 1210</td>
<td>TDK</td>
<td>C3225X7R1E106M</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>C13, C19, C22, C24, C31, C33</td>
<td>0.047uF</td>
<td>Johanson Dielectrics Inc</td>
<td>16001WV4728Y301T301000</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>C16, C17</td>
<td>0.01uF CAP, CERM, 0.01uF, 50V, +/-5%, X7R, 0603</td>
<td>Kemet</td>
<td>C0603C103J5RACTU</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>2</td>
<td>D1, D2</td>
<td>15V</td>
<td>Diodes Inc.</td>
<td>SMBJ15A-13-F</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>2</td>
<td>D3, D5, D6, D7, D8, D10</td>
<td>0.01uF</td>
<td>Vishay-Dale</td>
<td>CRCW0603249RFKEA</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>D4</td>
<td>15V</td>
<td>On Semiconductor</td>
<td>ESD9L5.0STG</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>D9</td>
<td>100pF</td>
<td>AVX</td>
<td>06035A101JAT2A</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>2</td>
<td>C14, C15, C18, C20, C21, C23, C26, C27, C28, C29, C30, C34</td>
<td>0.1uF</td>
<td>Murata</td>
<td>GRM188R71H104KA93D</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>J1</td>
<td>10uF</td>
<td>Mill-Max Manufacturing Corp.</td>
<td>661-43-050-20-01000</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>2</td>
<td>J2, J7</td>
<td>0.01uF CAP, CERM, 0.01uF, 50V, +/-5%, X7R, 0603</td>
<td>Kemet</td>
<td>C0603C103J5RACTU</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>3</td>
<td>J3, J4, J9</td>
<td>10uF</td>
<td>TDK</td>
<td>C3225X7R1E106M</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>1</td>
<td>J8</td>
<td>10uF</td>
<td>Sumaic, Inc.</td>
<td>TSW-105-07-G-S</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>14</td>
<td>R1, R4, R6, R7, R11, R13</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>10</td>
<td>R14, R16, R17, R20</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>165k</td>
<td>R2</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>51.1k</td>
<td>R3</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>249</td>
<td>R5, R9</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>820</td>
<td>R10</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>820</td>
<td>R12</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>1</td>
<td>R14, R16, R17, R20</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>249</td>
<td>R19</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>100k</td>
<td>R21</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>2k</td>
<td>RTHM</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>1</td>
<td>U1</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>1</td>
<td>U2</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>1</td>
<td>U3</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>1</td>
<td>U4</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>1</td>
<td>U5</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>33</td>
<td>1</td>
<td>U6</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>1</td>
<td>U7</td>
<td>249</td>
<td>Vishay-Dale</td>
<td>CRCW0632499RFKEA</td>
<td></td>
</tr>
</tbody>
</table>

Figure 31: Bill of Materials
Appendix B.

B.1 Electrical Schematic

Equations (55) - (57) show how the $R_p, R_{f1}, R_{f2}$ tolerant errors affect the result relative to the full-scale range individually. For better performance, $R_p, R_{f1}, R_{f2}$ are 0.1% resistors.

$$\text{Code}_{R_p\text{ERROR}} = \text{Code}_{\text{TOTAL}} \frac{l \times (R_{\text{RTHM}}/(1+e)R_p + R_{f1}) - l \times R_{f2}}{2l \times R_{\text{REF}}} - \text{Code}_{\text{ideal}}$$

$$= \text{Code}_{\text{TOTAL}} \frac{R_{RTHM}^2 \times R_p \times e}{(R_{RTHM} + R_p)(R_{RTHM} + R_p(1 + e))}$$

(55)

$$\text{Code}_{R_{f1}\text{ERROR}} = \text{Code}_{\text{TOTAL}} \frac{l \times (R_{RTHM}/R_p + R_{f1}(1+e)) - l \times R_{f2}}{2l \times R_{\text{REF}}} - \text{Code}_{\text{ideal}}$$

$$= \text{Code}_{\text{TOTAL}} \frac{R_{f1} \times e}{2 \times R_{\text{REF}}}$$

$$\text{Code}_{R_{f1}\text{OS}} = \text{Code}_{R_{f1}\text{ERROR}} = \text{Code}_{\text{TOTAL}} \frac{R_{f1} \times e}{2 \times R_{\text{REF}}}$$

(56)

$$\text{Code}_{R_{f2}\text{ERROR}} = \text{Code}_{\text{TOTAL}} \frac{l \times (R_{RTHM}/R_p + R_{f1}) - l \times R_{f2}(1+e)}{2l \times R_{\text{REF}}} - \text{Code}_{\text{ideal}}$$

$$= \text{Code}_{\text{TOTAL}} \frac{R_{f2} \times e}{2 \times R_{\text{REF}}}$$

$$\text{Code}_{R_{f2}\text{OS}} = \text{Code}_{R_{f2}\text{ERROR}} = \text{Code}_{\text{TOTAL}} \frac{R_{f2} \times e}{2 \times R_{\text{REF}}}$$

(57)

The current mismatch will introduce gain error and offset error as shown in Equation (58). We can also apply the same equation to get the current mismatch drift errors.
\[
\begin{align*}
\text{Code}_{i \text{ERROR}} &= \text{Code}_{\text{TOTAL}} \frac{l(1 + \text{mis}) \cdot (R_{\text{THM}//R_P + R_{I1}}) - I \cdot R_{I2}}{l(2 + \text{mis}) \times R_{\text{REF}}} - \text{Code}_{\text{ideal}} \\
&= \text{Code}_{\text{TOTAL}} \frac{\text{mis}(R_{\text{THM}//R_P + 2R_{I1}})}{2 \cdot (2 + \text{mis}) \times R_{\text{REF}}} \\
\text{Code}_{i \text{OS}} &= \text{Code}_{\text{TOTAL}} \frac{2 \cdot \text{mis} \cdot R_{I1}}{2 \cdot (2 + \text{mis}) \times R_{\text{REF}}} \\
\text{Code}_{i \text{GAIN}} &= \frac{\text{Code}_{i \text{ERROR}} - \text{Code}_{i \text{OS}}}{\text{Code}_{\text{ideal}}} = \frac{\text{mis}}{2 + \text{mis}} \\
\text{OR} \\
\text{Code}_{I \text{ERROR}} &= \text{Code}_{\text{TOTAL}} \frac{l \cdot (R_{\text{THM}//R_P + R_{I2}}) - l(1 + \text{mis}) \cdot R_{I2}}{l(2 + \text{mis}) \times R_{\text{REF}}} - \text{Code}_{\text{ideal}} \\
&= \text{Code}_{\text{TOTAL}} \frac{-\text{mis}(R_{\text{THM}//R_P + 2R_{I1}})}{2 \cdot (2 + \text{mis}) \times R_{\text{REF}}} \\
\text{Code}_{I \text{OS}} &= \text{Code}_{\text{TOTAL}} \frac{-2 \cdot \text{mis} \cdot R_{I1}}{2 \cdot (2 + \text{mis}) \times R_{\text{REF}}} \\
\text{Code}_{I \text{GAIN}} &= \frac{\text{Code}_{I \text{ERROR}} - \text{Code}_{I \text{OS}}}{\text{Code}_{\text{ideal}}} = -\frac{\text{mis}}{2 + \text{mis}}
\end{align*}
\]
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated (“TI”) reference designs are solely intended to assist designers (“Buyers”) who are developing systems that incorporate TI semiconductor products (also referred to herein as “components”). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer’s systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED “AS IS”. TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN, IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER’S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer’s safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer’s risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated