**High Bandwidth, High Frequency Transmitter Solution**

**TI High Speed Designs**

TI High Speed Designs are analog solutions created by TI’s analog experts. High Speed Designs offer the theory, component selection, simulation, complete PCB schematic & layout, bill of materials, and measured performance of useful circuits. Circuit modifications that help to meet alternate design goals are also discussed.

**Circuit Description**

The TSW38J84EVM reference design provides a platform to test the 2.5 GSPS DAC38J84 device with the high performance modulators: TRF3722 (including integrated PLL/VCO) and TRF3705. The high sampling rate of the DAC is specifically suited to handle high bandwidth signals. When the RF frequency of operation exceeds the max allocated frequency of the TRF3705 modulator, the TRF3704 device can be substituted. The TRF3704 operates up to 6 GHz and has a large input baseband (BB) bandwidth. The translation network required to properly interface the DAC38J84 to the TRF3704 is described along with some circuit techniques to mitigate issues with high bandwidth signals. Measurement data of the combination of these devices is shown to illustrate the bandwidth performance, output third order intercept performance, and modulator sideband suppression performance.

**Design Resources**

- TSW38J84EVM Reference Design
- DAC38J84 Product Folder
- TRF3704 Product Folder

---

**An IMPORTANT NOTICE** at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

TINA-TI is a trademark of Texas Instruments
WEBENCH is a registered trademark of Texas Instruments
1 TSW38J84 Reference Design

The TSW38J84 reference design demonstrates a high performance RF transmitter. The reference design includes the 2.5 GSPS Quad DAC38J84 which is a JESD204B compliant DAC (Digital to Analog Converter). The Quad DAC supports two separate I/Q channels to drive two outputs. One I/Q pair interfaces to the TRF3722 modulator with integrated PLL/VCO. The other pair interfaces with the TRF3705 modulator. The output frequency of the '22/'05 is limited to 4 GHz. For applications that need to operate up to 6 GHz the TRF3704 modulator can be substituted for the TRF3705. The '04 and '05 are pin compatible though not pin-for-pin replacements. The modifications required to change over the design to the TRF3704 are discussed in the next section.

2 Modifications for TRF370417 Operation

2.1 Power Requirement

The TRF3704 modulator operates from a 5.0 V supply. In addition, the translation network is referenced to a 5V supply as well. The board must be modified to operate on this rail.

2.2 Translation Network

The DAC38J84 operates at a common mode voltage (Vcm) of around 0.25V or a bit higher. The TRF3704 operates at a Vcm of 1.7V; hence, a translation network is required to shift the common mode voltage to the proper level.

The DAC38J8x family is a current source DAC. The three resistor translation network is shown in Figure 1.

![Translation Network Model](image)

With this model the circuit equations are defined where $I_d$ is the average DAC current and $Vdd$ is the supply rail of 5.0V. The goal is to establish the DAC common mode at around 0.25V and the modulator common mode at 1.7V. The choice of resistors $R1$-$R3$ is arbitrary to some degree, but it is generally desirable to keep the series resistor $R2$ as small as possible to reduce insertion loss through the network.

The design equations and calculations are shown in the MathCAD worksheet in the appendix. The solver function was used to simultaneously solve the equations to derive the resistor values. The resistor values rounded to the closest available1% tolerance component are listed in table 1.

<table>
<thead>
<tr>
<th>Ref Designator</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R1</td>
<td>2.21 kohm</td>
</tr>
<tr>
<td>R2</td>
<td>953 ohm</td>
</tr>
<tr>
<td>R3</td>
<td>25 ohm</td>
</tr>
</tbody>
</table>

Table 1. Translation Network Resistor Values
2.3 Pseudo-AC Interface

This network is satisfactory for translating the DC operating point of the DAC to the modulator; however, if left as is there would be some significant impact to the AC signal performance. The introduction of the series resistor introduces insertion loss. According the calculations the insertion loss is just above 3 dB. In itself, this can be overcome in the system. The other ramification of the series resistance is that it operates with the internal capacitance of the modulator inputs to create an RC low pass filter. This LPF effect will severely limit the BB bandwidth of operation.

To mitigate the problem a large capacitor is added across the series resistor to provide an AC short. This will eliminate the signal insertion loss and eliminate the LPF effect while still maintaining the proper common mode voltages. A value of 1 uF was chosen. Note that this capacitor will introduce some gain variation and phase variation at very low frequencies below a 10 kHz. In most applications that are utilizing high signal bandwidths this very small distortion is negligible.

2.4 BB Gain Flatness Adjustment

One additional modification for high bandwidth operation is to introduce a small amount of filtering close to the BB input ports of the modulator to help with flattening out the BB gain response. This addition is not absolutely required, but can help to eliminate the BB peaking at high frequency offsets. Note the performance response of the device across BB bandwidth is actually a sum of the BB frequency offset performance and the RF output over frequency performance. In an actual system, it is not possible to decouple the two mechanisms. Gain performance of the modulator over BB frequency offset will then be impacted by the RF frequency variation; hence, any filtering to flatten out the gain response will be dependent on the LO frequency of operation. For this application with an LO of 2.14 GHz the filtering cap of 2.2 pF was chosen to provide a bit flatter gain response.

2.5 Baseband LPF Considerations

In an actual system it will be desirable to include some amount of BB filtering to eliminate unwanted images from the DAC. The translation shunt resistor, R3, is 25 ohms. This resistor can be separated into two 50 ohm resistors in parallel. The LPF can be placed between the two resistors to have a convenient 50 ohm source and load termination without impacting the translation operation. For the measurements in this design the filter was eliminated so that there would be no limitation on the bandwidth performance.

2.6 Interface Schematic

The interface schematic is shown in Figure 2 between two DAC channels connecting to the I/Q inputs of the TRF3704. Table 2 shows the component values that are represented in the schematic.


Figure 2: DAC38J8x to TRF3704 Interface Schematic

Table 2. Schematic Component Values

<table>
<thead>
<tr>
<th>Ref Designator</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R1</td>
<td>2.21 kohm</td>
</tr>
<tr>
<td>R2</td>
<td>953 ohm</td>
</tr>
<tr>
<td>R3, R4</td>
<td>49.9 ohm</td>
</tr>
<tr>
<td>C2</td>
<td>1 uF</td>
</tr>
<tr>
<td>C4</td>
<td>2.2 pF</td>
</tr>
</tbody>
</table>

3 Measured Performance

The DAC38J84 is clocked at 2.456 GSPS which is near its max sampling rate. The interpolation is set to x2. This sets the input data rate to 1.2288 GSPS which is near the maximum rate. In this configuration the DAC can support its maximum bandwidth. The front panel of the DAC’s GUI is shown in Figure 3 for reference.
3.1 **Baseband Bandwidth Response**

The baseband bandwidth is measured at several different frequencies across the operational band of the TRF3704 and is shown in Figure 4. Recall that the output response is a combination of the BB bandwidth response plus the RF output response; hence, there are differences when operating at different LO frequencies. At the higher frequencies the ripple in the response is due to RF mismatch on the output and not the BB input.

The BB 3 dB gain bandwidth response is just under 600 MHz. The 1 dB corner is roughly around 550 MHz or higher depending on the LO frequency.
Figure 4: BB Gain Response vs. BB Frequency Offset over LO Frequency

(a) LO Frequency below 3 GHz

(b) LO Frequency above 3 GHz
3.2 OIP3 Response over BB Frequency

The OIP3 performance over frequency is measured with two tones separated by 10 MHz that is moved across the BB bandwidth. In order to differentiate variation due to RF output versus BB output the same output frequencies are measured with a low frequency offset (50 MHz) by shifting the LO frequency. The initial LO is set to 2450 MHz. Figure 5 shows the OIP3 response by varying the BB versus varying the LO while keeping the RF output frequency constant. Figure 6 illustrates the OIP3 degradation with respect to BB frequency offset.

![OIP3 with 10 MHz Spacing](image)

Figure 5: OIP3 Performance with varying BB Frequency Offset and varying LO

![IP3 Degradation vs. BB Freq Offset](image)

Figure 6: Normalized IP3 Degradation vs. BB Frequency Offset
3.3 **SBS Response over BB Frequency**

Another key concern related to high bandwidth signals in the modulator is the sideband suppression (SBS) performance versus baseband frequency offset. The SBS performance over BB frequency offset at several LO frequencies is shown in Figure 7.

![SBS vs. BB Freq Offset](image)

**Figure 7: SBS vs. BB Frequency Offset over LO Frequency**

4 **Conclusion**

The DAC38J8x in conjunction with the TRF3704 is a suitable platform to operate at output frequencies up to 6 GHz with BB signal bandwidths up to around 550 MHz. This supports RF signal bandwidths of 1 GHz or beyond. The network required to interface the two devices is provided to translate the DAC common mode voltage to 1.7V suitable for the TRF3704 modulator.
Appendix A. Translation Network Calculations

Design a passive network interface circuit between the DAC38J84 and TRF3704 modulator. Figure 1 shows the equivalent circuit of the network. The following constraints are given:

- **Vdd** := 5 \(\text{Pull up supply}\)
- **Vm** := 1.7 \(\text{Common mode voltage of the modulator}\)
- **Vd** := 0.25 \(\text{Desired DAC operating point}\)
- **Id** := 10-mAmp \(\text{Average DAC current at max gain}\)
- **It** := 20-mAmp \(\text{Max DAC current at max gain}\)
- **ZL** := 25 \(\text{DAC load impedance}\)

Solve network equations given **It** and **Id**:

\[
\text{Vdd} - \text{It} \cdot (R1 + R2) = (\text{Id} + \text{It}) \cdot R3
\]

Rearrange equation to solve for **It** as a function of **Id**:

\[
\text{Vdd} - \text{Id} \cdot R3 \over R1 + R2 + R3 = \text{It}
\]

Solve for resistor values:

Guess \(R1 := 2700\)
\(R2 := 1000\)
\(R3 := 25\)

TOL := 0.01 \(\text{CTOL} := 0.01\)

Given

\[
\text{It} = \frac{\text{Vdd} - \text{Id} \cdot (R3)}{R1 + R2 + R3}
\]

**This sets Vcomm for modulator**

\[
\text{Vdd} - \text{It} \cdot R1 = \text{Vm}
\]

Sets **Vdd** to be AVdd (3.3V) +/- 0.1 V

\[
\text{pll}(R3, R1 + R2) = ZL
\]

**This sets DAC load to ensure desired output swing**

\(R1 < 2210\)

\[
\text{R} := \text{Find}(R1, R2, R3, \text{It})
\]

\[
\begin{align*}
R1 & := R_0 & & R1 = 2.21 \times 10^3 \\
R2 & := R_1 & & R2 = 971.061 \\
R3 & := R_2 & & R3 = 25.198 \\
\text{Itt} & := R_3 & & \text{Itt} = 1.493 \times 10^{-3}
\end{align*}
\]

\(\Longrightarrow\)

\[
\begin{align*}
R1 & = 2.21\text{-k} \\
R2 & = 953 \\
R3 & = 25.0
\end{align*}
\]
Verify Solution:

\[ I(t_d) := \frac{Vdd - I_d \cdot (R3)}{R1 + R2 + R3} \]

\[ V_d(t_d) := Vdd - I(t_d) \cdot (R1 + R2) \]

\[ V_m(t_d) := Vdd - I(t_d) \cdot R1 \]

\[ V_{dmax} := Vd(2 \cdot I_d) \]

\[ V_{dmin} := Vd(0) \]

\[ \Delta := V_{dmax} - V_{dmin} \]

\[ Z_L := \text{pH}(R3, R1 + R2) \]

\[ IL := A \left( \Delta, \Delta \cdot \frac{R1}{R1 + R2} \right) \]

\[ \text{Verify DAC operating point: } V_d(I_d) = 0.289 \]
\[ \text{Verify modulator common mode voltage: } V_m(I_d) = 1.727 \]

\[ \text{Verify DAC output swing: } V_{dmax} = 0.539 \]
\[ \text{Verify DAC Load: } V_{dmin} = 0.039 \]

\[ \Delta = 0.5 \]

\[ IL = 3.164 \]

\[ Z_L = 25 \]

\[ \text{Insertion loss of the network: } IL = 3.164 \]
Texas Instruments Incorporated (“TI”) reference designs are solely intended to assist designers (“Buyers”) who are developing systems that incorporate TI semiconductor products (also referred to herein as “components”). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer’s systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED “AS IS”. TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER’S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer’s safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer’s risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.