TI Designs


TI Designs provide the foundation that you need including methodology, testing and design files to quickly evaluate and customize the system. TI Designs help you accelerate your time to market.

Design Resources

<table>
<thead>
<tr>
<th>TI Design Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIDA-00208</td>
<td>Tool Folder Containing Design Files</td>
</tr>
<tr>
<td>OPA4322</td>
<td>Product Folder</td>
</tr>
<tr>
<td>ADS7853</td>
<td>Product Folder</td>
</tr>
<tr>
<td>ADS7253</td>
<td>Product Folder</td>
</tr>
<tr>
<td>TPS7A4700</td>
<td>Product Folder</td>
</tr>
<tr>
<td>TLV70033</td>
<td>Product Folder</td>
</tr>
<tr>
<td>REF5025</td>
<td>Product Folder</td>
</tr>
<tr>
<td>REF2033</td>
<td>Product Folder</td>
</tr>
<tr>
<td>TLC372</td>
<td>Product Folder</td>
</tr>
<tr>
<td>OPA322</td>
<td>Product Folder</td>
</tr>
<tr>
<td>LAUNCHXL-F28027</td>
<td>Tool Folder</td>
</tr>
</tbody>
</table>

Design Features

- Designed to Measure All 3-Phase Motor Currents Along with DC-Link Current Through 6-A Fluxgate Sensor (Scalable up to 50 A)
- Single-Ended Signal Conditioning Circuit to Interface Fluxgate Sensors With Single-Ended ADCs
- Two Onboard 14-Bit Dual Channel Simultaneous Sampling SAR ADCs With 4-Wire SPI to Interface With External Motor Controllers
- Provision to Measure Current and Voltage Through Internal ADCs of TI’s Piccolo™ Controller TMS320F28027
- < 0.1% DC Accuracy of Signal Conditioning Circuit
- Overload and Earth Fault Protections for Each Channels With <100-ns Sensing Delays
- Provision to Interface the Signal Conditioning Circuit With External ADC

Featured Applications

- AC Variable Speed and Servo Motor Drives
- Static Converters
- DC Motor Drives
- UPS Systems
- Solar Inverters
- Power Supplies for Welding Applications

All trademarks are the property of their respective owners.
1 System Description

Current measurement is an inherent part of any inverter-driven application. One important reason for measuring the motor current is to control algorithm. Vector control and direct torque control require current sensing for control purposes. Approaches for sensorless control require the motor current measurement to provide accurate control with low cost and complexity. Information of motor parameters is important for several control schemes. Stator current measurement is used for the estimation of these parameters. Motor current information is also required to detect the motor’s insulation condition. Electrical insulation is the most critical component for operating electrical motors. Stator insulation failure during motor operation can lead to motor failure, resulting in a costly outage.

Another important phenomenon is protection from hardware overload and earth fault conditions. Typically, these conditions occur when the current exceeds the limit of 200% or 300% of its nominal current. Derating must be taken into account when using the drive in different conditions. Ambient temperature or other environmental conditions such as dust or humidity are unknown, especially when a drive is not installed by the end-user but the machine manufacturer. The end user must identify all derating factors to reach a reliable solution.

Above the drive-designed ambient temperature, drives can usually operate when the maximum output current is derated according to the user’s manual of the drive. The switching frequency also plays important role. The higher the switching frequency of the drive is, the more the power semiconductors generate heat losses. Therefore, the drive output current is derated when increasing the switching frequency, which applies to nominal current, overload current, and maximum instantaneous current.

The motor current can be measured at different points in the inverter. Figure 1 shows the overview of usual measurement locations, considering a 3-phase inverter for a motor control application:

![Figure 1. Typical Measuring Locations for Current Measurement in Motor Drives](image-url)
From Figure 1, the least expensive variant of current measurement (A) is often used for applications in the lower power range. Typically, the current measurement is done on DC-MINUS bus, because this may be the reference potential of the microcontroller (MCU) and is therefore not necessary to isolate the signal. Another alternative location of current measurement, found particularly in the low-to-medium power range is variant B. In this case, the current is measured at the emitter of the bottom IGBT of each arm in a 3-phase inverter. The end user can also dispense with third current measurement as this can be derived by calculation based on the two measured current signals. The advantage of this measurement method is similar to that of variant a, in that the negative section of the DC-bus can be taken as the common reference potential. However, the disadvantage is the increased stray inductance. In high dynamic drives and high-power applications, current is usually measured in the output phases of the inverter (variant C in Figure 1). The third current sensor is not necessary in this case either.

The design TIDA-00208 is predominantly intended for current measurement using fluxgate sensors in AC motor drives, but the design can also be used for DC drives. The objective of this design is to provide a solution for single-ended signal conditioning circuit along with SAR analog-to-digital converters (ADCs) to measure motor current using fluxgate sensors, typically available from companies like LEM Technologies and VACUUMSCHMELZE. Designs commonly use single-ended ADCs integrated inside the controller for current measurement for industrial motor drives. This design overcomes inaccuracies by using low-cost front-end op-amps with proper filtering. This design also shows the front-end interfacing with the Piccolo series of MCUs (consisting of single-ended input ADCs) from Texas Instruments (TI).

The signal conditioning circuit for fluxgate current sensors is required for the following reasons:

- Fluxgate sensors have inherent noise at 450 kHz / 900kHz because of the internal oscillator and switching, so proper filtering is required.
- Typical fluxgate sensors have a reference signal on REF pin (always at 2.5 V) and signal output available on the OUT pin (±0.625 V riding on a 2.5-V reference). The output voltage of fluxgate sensors may not match the input range of ADCs (external or internal to the controller). In this scenario, level shifting may be required.
- Fluxgate sensors can measure up to 300% of their nominal rating. It is important to detect the overload condition and protect the drive.
- For a fluxgate sensor with nominal current (In) of 6 A with 300% of nominal current rating, the signal strength can vary from 0.625 V \((2.5 - (3 \times 0.625))\) to 4.375 V \((2.5 + (3 \times 0.625))\). However, the ADCs integrated into microcontrollers can take 0 to 3.3 V, so level shifting is required.
- If using single-ended ADC inside Piccolo controllers, the common-mode voltage needs to be shifted from 2.5 V to 1.65 V, unlike the external ADCs.

2 Design Requirements

- To measure a 3-phase motor current and DC-Link current in a variable speed drive using fluxgate sensor (up to 6 A)
- Signal conditioning circuit with 0.1% accuracy to interface with a single-ended SAR ADC
- Simultaneous sampling of all current channels
- Hardware overload detection within < 100 ns
- Hardware earth fault detection within < 100 ns
3 Block Diagram

The system block diagram is shown in Figure 2. This design uses four fluxgate current sensors: three for the motor phase currents and one for measuring the current flowing through the DC-Link. Each of the sensors is interfaced with the quad low-noise op-amp OPA4322. The four outputs of OPA4322 are:

1. Connected to the onboard 14-bit SAR ADCs (ADS7853), the digital output of which is taken out on a connector to interface with external motor controllers or processors.
2. Connected to the 40-pin connector to interface with the internal ADC of Piccolo TMS320F28027.

To provide protection against overcurrent fault condition, each of the phases is provided with two fast responding comparators, the TLC372 (one for detection of overcurrent in a positive half-cycle and one for detection of overcurrent in a negative half-cycle). For ground fault detection, the output signals coming from each of the phases are combined together and compared against references using two TLC372s. Both protection circuits have a response time of less than 100 nanoseconds.

The entire board receives power from the 6-V DC power supply available on most of the industrial motor drives. The 6-V DC input is step-downed by a high-precision, low-noise low-dropout regulator (LDO) TPS7A4700 to generate 5 V. (TPS7A4700 has an input voltage range up to 36 V, so it can also be used in case a 15-V or 24-V supply is available). The 5 V is used to power the operational amplifiers (op-amps), onboard ADCs, and the fluxgate current sensors. For a digital supply, the low-cost LDO TLV70033 is used for 5-V to 3.3-V conversion. When used with 5-V ADCs, the output of op-amps should be biased at 2.5 V whereas when used with internal ADC of the Piccolo controller, the output should be biased at 1.65 V. The 2.5-V reference is generated using the REF5025 and OPA322 (used as buffer for reference). The REF2033 is used to generate reference voltage of 1.65 V and 3.3 V.

---

**Figure 2. System Block Diagram**

---
4 Highlighted Products

This reference design features the following devices from TI:

- OPA4322: Low-noise, 1.8-V, RRI/O, CMOS op-amp
- ADS7253 and ADS7853: Dual, high-speed, 12-bit and 14-bit, simultaneous-sampling, SAR ADCs
- TPS7A4700: 1-A, low noise (4.17\(\mu\)V\text{RMS}), high-voltage LDO
- TLV70033: 200-mA, low IQ, LDO
- REF5025 - Low-noise, very low-drift, precision voltage reference
- OPA322 - Low-noise, 1.8-V RRIO, CMOS om-amp with shutdown
- REF2033: Low-drift, low-power, dual-output VREF and VREF / 2 voltage reference
- TLC372: Dual general purpose LinCMOS™ differential comparator

For more information on each of these devices, see their respective product folders at www.ti.com or click on the links for the product folders in Design Resources.
5 Fluxgate Technology

5.1 Open-Loop and Close-Loop Fluxgate Sensors

The operating principle of open-loop current transducers is shown in Figure 3 (taken from LEM Technologies’ voltage transducer catalogue). The magnetic flux created by the primary current $I_P$ is concentrated in a magnetic circuit and measured in the air gap using a fluxgate device. The output from the fluxgate device is then signal conditioned to provide an exact representation of the primary current at the output.

![Figure 3. Open-Loop Fluxgate Sensor](image)

On the other hand, the operating principle of a close-loop fluxgate sensor is that of a current transformer equipped with a magnetic sensing element, which senses the flux density in the core. As shown in Figure 4, the output of the field sensing element is used as the error signal in a control loop driving a compensating current through the secondary winding of the transformer. At low frequencies, the control loop maintains the flux through the core near zero. As the frequency rises, an increasingly large fraction of the compensating current is due to the operation in transformer mode. The secondary current is therefore the image of the primary current. In a voltage output transducer, the compensating current is converted to a voltage through a precision resistor and made available at the output of a buffer amplifier.

![Figure 4. Close-Loop Fluxgate Sensor](image)
5.2 Details of Fluxgate Sensor CKSR 6-NP From LEM Technologies

Selecting the right transducer is often a trade-off between several parameters: accuracy, frequency response, weight, size, costs, and so on. The CKSR 6-NP is a close-loop fluxgate sensor from LEM Technologies. The CKSR 6-NP typically measures current (DC, AC, or pulsed) with galvanic separation between the primary and secondary circuit. The internal structure of CKSR 6-NP is shown in Figure 5.

![Figure 5. Internal Structure of CKSR 6-NP](image)

The CKSR 6-NP can do bipolar measurements with a single unipolar 5-V power supply. The device can provide its internal voltage reference on an external pin (VREF) or receive an external voltage reference to share it with MCUs or ADCs. The output signal is available on the OUT pin, which is an amplified voltage signal proportional to the primary current. In a single-supply voltage, the output signal varies around a non-zero reference. In CKSR 6-NP, the output signal rides over a 2.5-V reference. The output voltage is proportional to the nominal primary current as shown in Equation 1.

\[ V_{OUT} = V_{REF} \pm 0.625 \times \frac{I}{I_{IN}} \]

where
- \( V_{OUT} \) is output voltage
- \( I \) is the primary current
- \( I_{IN} \) is nominal primary current (for example, \( I_{IN} = 6 \text{ A} \) for CKSR 6-NP)

Close-loop fluxgate transducers provide excellent accuracy at 25°C, generally below 1% of the nominal range, and a reduced error over the specified temperature range (–40°C to 105°C). Table 1 shows the accuracy data for CKSR 6-NP (taken from its datasheet).

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>UNIT</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Overall accuracy</td>
<td>( X_0 )</td>
<td>% of ( I_{IN} )</td>
<td></td>
<td>1.7</td>
<td></td>
</tr>
<tr>
<td>Overall accuracy at ( T_A = 85°C ) (105°C)</td>
<td>( X_0 )</td>
<td>% of ( I_{IN} )</td>
<td></td>
<td>2.2 (2.4)</td>
<td></td>
</tr>
<tr>
<td>Accuracy</td>
<td>( X )</td>
<td>% of ( I_{IN} )</td>
<td></td>
<td>0.8</td>
<td></td>
</tr>
<tr>
<td>Accuracy at ( T_A = 85°C ) (105°C)</td>
<td>( X )</td>
<td>% of ( I_{IN} )</td>
<td></td>
<td>1.4 (1.6)</td>
<td></td>
</tr>
</tbody>
</table>
Contemporary state-of-the-art inverters are equipped with full IGBT protection, including overcurrent and earth fault protection. An overcurrent condition is one of the fatal drive faults that could destroy IGBT devices in a motor drive system. IGBT overcurrent conditions fall into three categories: ground fault, line-to-line short, and shoot-through.

<table>
<thead>
<tr>
<th>OVERCURRENT CONDITION</th>
<th>POTENTIAL CAUSE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ground fault</td>
<td>Motor insulation breakdown to ground</td>
</tr>
<tr>
<td>Line-to-line short</td>
<td>Mis-wiring, motor leads short, motor phase-to-phase insulation breakdown</td>
</tr>
<tr>
<td>Shoot-through</td>
<td>False IGBT turn-on</td>
</tr>
</tbody>
</table>

Table 2 lists overcurrent conditions and their potential causes. When considering an IGBT overcurrent protection scheme, evaluate two important factors. The first factor is what type of overcurrent protection the system must provide and how the system can shut down. The second factor is the control architecture. Control architecture significantly influences the method and implementation of the overcurrent protection. Protection of IGBT devices is normally implemented in the hardware circuit. However, the circuit implementation and the type of overcurrent-sensing device vary depending on which overcurrent condition is being addressed.

This design implements the overcurrent protection using two comparators for each phase. The two thresholds are derived from the output voltage coming from fluxgate sensors (one for the positive cycle and one for the negative cycle). On the other hand, the earth fault protection is implemented by adding the three signals coming from current sensors connected in each phase and compared against two thresholds (one for the positive cycle and one for the negative cycle).

The total propagation delay of shutdown also is important. The current sensor itself has some delay, which includes delay for the sensing mechanism and its own response time. Therefore, no matter how the protection circuit is implemented, this delay time must be added to the circuit delay to meet the IGBT short-circuit duration time.
7 Component Selection and Circuit Design

7.1 Selection of ADC

- **Input voltage range:** CKSR 6-NP fluxgate sensor provides a 2.5-V reference output and an output voltage proportional to primary current riding on a 2.5-V reference signal. The output voltage corresponding to the measured current is given by $V_{REF} - V_{OUT}$. This differential signal can go up to 300% of its nominal output (that is, $\pm 0.625 \times 3 = \pm 1.875 \text{ V}$).

- **Number of channels:** The three phases (R, Y, and B) and DC-Link current measurement require four channels. It is better to have four ADCs that can be simultaneously sampled.

- **Simultaneous sampling:** For optimal 3-phase motor control, it is important to take simultaneous current measurements for each of the phases.

- **Sampling speed:** A typical industrial motor drive application uses a sampling frequency of 100 to 250 kSPS, so the minimum sampling frequency required for the selected ADC is 300 kSPS.

- **Number of bits (resolution):** Generally, 12 to 14 bits of resolution is enough for an industrial motor drive using fluxgate sensors.

- **Supply voltage:** Since the CKSR 6-NP has an operating voltage range from 4.75 to 5.25 V, use an ADC with a supply voltage of 5 V.

- **Reference requirement:** Have internal as well external reference options on hand.

ADS7253 and ADS7853 are suitable devices for the mentioned criteria. The features of ADS7253 and ADS7853 are as follows:

- **Pin compatible family:** 12 to 14 bits
- **Simultaneous sampling of two channels:** (If the /CS signal of two ADS7x53 devices combine, all four ADCs — two in each ADS7x53 — can be sampled simultaneously).
- **Sampling speed:** 1 MSPS
- **Single-ended and pseudo-differential inputs**
- **Excellent DC/AC performance**
- **Dual, programmable, buffered 2.5-V internal reference for gain calibration**
- **Extended temperature range:** −40°C to 125°C
7.2 Selection of Operational Amplifier

The op-amp is a critical piece of the analog signal chain and can often have a dramatic impact on the performance of the entire signal chain. The primary functions of this op-amp are:
1. To buffer the inputs coming from the sensor
2. To amplify the low level input signals coming from the sensor
3. To provide the desired common-mode voltage at the output

Table 3 gives a comprehensive list of the factors that need to be considered in determining the choice of the op-amp.

<table>
<thead>
<tr>
<th>REQUIREMENT</th>
<th>BENEFIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>High input impedance</td>
<td>Minimizing this reduces input loading on sensor, and minimizes input current offsets on input resistors.</td>
</tr>
<tr>
<td>Input current noise</td>
<td>Minimizing this reduces the amount of current noise that becomes converted to voltage noise on input resistors.</td>
</tr>
<tr>
<td>Voltage noise</td>
<td>Minimizing this improves the overall signal-to-noise ratio.</td>
</tr>
<tr>
<td>CMRR versus frequency</td>
<td>Maximizing this reduces the amount of input offset changes due to high dv/dt at the inverter output.</td>
</tr>
<tr>
<td>Voltage offset drift</td>
<td>Minimizing this reduces the amount that the total unadjusted error changes at the output of the op-amp.</td>
</tr>
<tr>
<td>Single-supply operation</td>
<td>Designing a single-supply amplifier simplifies the system supply requirements, which usually correlate with a lower power architecture.</td>
</tr>
<tr>
<td>Input type</td>
<td>A rail-to-rail input can help to interface sensors that have large input swings.</td>
</tr>
<tr>
<td>Output type</td>
<td>With a rail-to-rail output configuration, the amplified input signal can reach the supply voltage and can use the FS range of ADC in a more successful way.</td>
</tr>
</tbody>
</table>

This reference design uses OPA4322 as front-end amplifier for ADC. The OPA4322 is a quad-channel CMOS op-amp featuring low noise and rail-to-rail I/Os optimized for single-supply applications.

7.3 Selection of External Voltage References

TIDA-00208 uses ADS7253, which has an external reference voltage range from 2.4 V to AVDD (or 5 V) as shown in Table 4 (taken from the ADS7253 datasheet).

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VREF reference voltage (input)</td>
<td>±VREF range</td>
<td>2.4</td>
<td>2.5</td>
<td>AVDD</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>2 × VREF range</td>
<td>2.4</td>
<td>2.5</td>
<td>AVDD / 2</td>
<td>V</td>
</tr>
</tbody>
</table>

The design needs an external reference IC that can provide 2.5 V. The REF5025, selected for this reference, is a low-noise, low-drift, very high-precision voltage reference.

On the other hand, the internal ADC of a controller can take a maximum voltage of 2.5 V on the analog input pins. For signals coming to the inputs of internal ADCs, the common-mode voltages must be at mid-scale to bias the input bipolar signals. The REF2033 can provide two voltages: 1.65 V and 3.3 V.
7.4 **Selection of Comparator**

A typical industrial drive needs to have overcurrent and earth fault protection to operate within 300 nanoseconds. To reach this goal, the following comparators are compared and TLC372 is selected. The TLC372 has a 200-nanosecond response time. Table 5 shows the comparison chart.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>LM293</th>
<th>LM293A</th>
<th>TLC372</th>
<th>TLV1702</th>
<th>LMV7235</th>
<th>LM6511</th>
<th>TLV1391</th>
</tr>
</thead>
<tbody>
<tr>
<td>No. of Channels</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Supply voltage (min) in Volts</td>
<td>2</td>
<td>2</td>
<td>3</td>
<td>2.2</td>
<td>2.7</td>
<td>2.5</td>
<td>2</td>
</tr>
<tr>
<td>Supply voltage (max) in Volts</td>
<td>36</td>
<td>36</td>
<td>16</td>
<td>36</td>
<td>5.5</td>
<td>30</td>
<td>7</td>
</tr>
<tr>
<td>T(RESP) low-to-high (μS)</td>
<td>1.3</td>
<td>1.3</td>
<td>0.2</td>
<td>0.78</td>
<td>0.075</td>
<td>0.18</td>
<td>0.7</td>
</tr>
<tr>
<td>Output type</td>
<td>Open-collector, Open Drain</td>
<td>Open-collector, Open Drain</td>
<td>Open-collector, Open Drain</td>
<td>Open-collector, Push-pull</td>
<td>Open-collector</td>
<td>Open-collector, Open Drain</td>
<td></td>
</tr>
<tr>
<td>Input offset voltage (in mV) - Max</td>
<td>5</td>
<td>2</td>
<td>5</td>
<td>0.3</td>
<td>6</td>
<td>8</td>
<td>9</td>
</tr>
<tr>
<td>Input offset current (in nA) - Max</td>
<td>50</td>
<td>50</td>
<td>0.001</td>
<td>0.5</td>
<td>200</td>
<td>200</td>
<td>150</td>
</tr>
<tr>
<td>Input bias current (in nA) - Max</td>
<td>250</td>
<td>250</td>
<td>0.03</td>
<td>20</td>
<td>400</td>
<td>50</td>
<td>400</td>
</tr>
<tr>
<td>Supply current (in mA) - Max</td>
<td>1</td>
<td>1</td>
<td>0.3</td>
<td>??</td>
<td>0.1</td>
<td>5</td>
<td>0.175</td>
</tr>
<tr>
<td>Packages available</td>
<td>SOIC-8, VSSOP-8, PDIP-8</td>
<td>SOIC-8, VSSOP-8, PDIP-8</td>
<td>SOIC-8, TSSOP-8, PDIP-8, SO-8</td>
<td>MSOP8-, QFN-8</td>
<td>SOT-23, SC-70</td>
<td>SOIC-8</td>
<td>SOT-23</td>
</tr>
<tr>
<td>Temperature (in °C)</td>
<td>−25 to 85</td>
<td>−25 to 85</td>
<td>−40 to 125</td>
<td>−40 to 125</td>
<td>−40 to 85</td>
<td>−40 to 85</td>
<td>−40 to 85</td>
</tr>
</tbody>
</table>

7.5 **Selection of Power Devices: Voltage Regulators**

The entire board is powered using the 6-V DC power supply available on most of the industrial motor drives. The drive can also have 24-V or 15-V supplies available. To step down the 6-V DC input to generate 5 V, the board requires a high-precision, low-noise LDO. The 5-V is used to power op-amps, onboard ADCs as well as the fluxgate current sensors, so the total current output requirement from the LDO is at least 500 mA.

The TPS7A47 is a family of positive voltage (36 V), ultra low-noise (4 μV RMS) LDOs capable of sourcing a 1-A load. The TPS7A4700 output voltages are user-programmable (up to 20.5 V) using a printed circuit board (PCB) layout without the need of external resistors or feed-forward capacitors, which reduces the overall component count. The TPS7A47 is designed with bipolar technology primarily for high-accuracy, high-precision instrumentation applications where clean voltage rails are critical to maximize system performance. This feature makes the device ideal for powering op-amps, ADCs, digital-to-analog converters (DACs), and other high-performance analog circuitry. (TPS7A4700 has an input voltage range up to 36 V, so the device can also be used in case a 15-V or 24-V supply is available). The digital supply requires a low-cost LDO to convert the 5 V to 3.3 V with a <200-mA output current capability. The TLV70033 is a 3-pin, low-cost LDO that can provide the 200-mA current to convert the 5 V to 3.3 V.
8 Circuit Design

8.1 Decoupling for Fluxgate Current Sensor

As per the CKSR 6-NP datasheet, the internal fluxgate oscillator draws current pulses of up to 30 mA at a rate of 900 kHz. A significant 900-kHz voltage ripple on the supply pin (Vc) can indicate a power supply with high impedance. At these frequencies, the power supply rejection ratio is low, and the ripple may appear on the transducer output Vout and reference Vref. The transducer has internal decoupling capacitors, but in the case of a power supply with high impedance, it is better to use local decoupling (100 nF or more, located close to the transducer).

In this design, the fluxgate sensor is decoupled using the 1-µF ceramic capacitor (as shown in Figure 6). The capacitor is placed very close to the sensor in the layout.

8.2 Designing the ADC Input Stage

Converting analog-to-digital signals requires sampling an input signal at a constant rate. Any higher frequency content in the input signal beyond half the sampling frequency is digitized and folded back into the low-frequency spectrum. This process is called aliasing. Therefore, an analog anti-aliasing filter must remove the harmonic content from the input signal before being sampled by the ADC. An anti-aliasing filter is designed as a low-pass RC filter, for which the 3-dB bandwidth is optimized based on specific application requirements. A high-bandwidth filter is required to allow accurately settling the signal at the ADC inputs during the small acquisition time window. For AC signals, the filter bandwidth should be kept low to band-limit the noise fed into the ADC input, thereby increasing the signal-to-noise ratio (SNR) of the system. The datasheet of ADS7253 suggests the component values for anti-aliasing filter as shown in Figure 7:

The cut-off frequency of anti-aliasing filter is calculated using Equation 2.

\[ f_{-3db} = \frac{1}{2\pi \times (R_{FLT} + R_{FLT}) \times C_{FLT}} \]  

(2)
Designing the input stage is a two-step optimization process:

1. Select a noise rejection input capacitor that charges the sample-hold capacitor ($C_{SH}$).
2. Identify an op-amp that can consume low power and recharge the input capacitor.

A filter capacitor, $C_{FLT}$, which connects across the ADC inputs and filters the noise from the front-end drive circuitry, reduces the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitors during the acquisition process. The noise reduction filter block consists of a capacitor, $C_{FLT}$, which is added between the two input pins as shown in Figure 8. This block helps minimize noise by attenuating the kick-back noise from the ADC and also by band-limiting the broadband noise of the op-amp.

![Figure 8. Input Capacitor $C_{FLT}$ for Attenuating Noise](image)

This filter capacitor acts as a charge reservoir by providing the charges to $C_{SH}$ during acquisition time. The op-amp delivers charges to the capacitor to bring it up to the input voltage $V$ as shown in Figure 9. This capacitor must be large enough to charge or discharge the sample-hold capacitor during acquisition time and retain 95% of its initial voltage.

![Figure 9. Filter Capacitor Delivering Charges to $C_{SH}$](image)
The sampling capacitor inside ADS7x53 has a typical value of 40 pF. When the input is at its maximum, \( C_{\text{SH}} \) has to be charged to 2xVREF during the sampling time. The corresponding charge needed is approximately 200 pC (40 pF × 5 V). While delivering 200 pC to \( C_{\text{SH}} \), the voltage across this capacitor should not drop below 5% of its initial voltage, which is VREF to keep the op-amp in its linear operating region (no slew).

As a rule of thumb, the value of this capacitor should be at least 20 times the specified value of the ADC sampling capacitance. For these devices, the input sampling capacitance is equal to 40 pF. Therefore, the value of \( C_{\text{FLT}} \) should be greater than 800 pF. Note that driving capacitive loads can degrade the phase margin of the input amplifiers, which makes the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors (\( R_{\text{FLT}} \)) are used at the output of the amplifiers. A higher value of \( R_{\text{FLT}} \) is helpful from the amplifier stability perspective but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of \( R_{\text{FLT}} \) requires balancing the stability and distortion of the design. For these devices, TI recommends limiting the value of \( R_{\text{FLT}} \) to a maximum of 22 \( \Omega \) to avoid any significant degradation in linearity performance. The tolerance of the selected resistors can be chosen as 1%.

TIDA-00208 uses \( C_{\text{FLT}} = 0.01 \mu F \) and \( R_{\text{FLT}} = 10 \Omega \), with the cut-off frequency of 79.58 kHz.

The flicker and broadband noise introduced by the op-amp (or FDA) can be verified using Equation 3:

\[
\text{OPA}_{\text{Broadband RMS Noise}} = \text{OPA}_{\text{Broadband RMS Density}} \times \frac{\pi}{2} \times \left( \frac{1}{2\pi R_{\text{FLT}} C_{\text{FLT}}} - 10\text{Hz} \right)
\]  

(3)
### 8.3 Designing the Amplifier Stage

Figure 10 shows the OPA4322 section. As mentioned earlier, TIDA-00208 has four sensors on board, which means the design requires four amplifiers. The OPA4322 is a quad op-amp, and each channel in OPA4322 is used for one fluxgate sensor.

Important observations from Figure 10 are:

- **Single-supply operation:** The OPA4322 is powered through 5 V coming out of TPS7A4700 (as explained in Section 8.6). One bypass capacitor with a value of 0.1 μF is placed very close to the AVDD pin of OPA4322.

- **Output common-mode setting:** The non-inverting pin of the op-amp is supplied with 2.5 V (coming from VREF_BUF or the sensor REF output) in case the pin interfaces with an external ADC. But when the internal ADC of the Piccolo controller is used, the common-mode voltage needs to be 1.65 V. In that case, the external voltage on non-inverting pin of op-amp is supplied through 1.65 V (coming from REF2033 REF/2).

- **Input signal filtering:** The fluxgate sensors have an inherent noise due to their internal structure. Both inputs of OPA4322 use a low-pass filter. The design of filters is explained in Section 8.4.

- **Selection of gain:**
  - When used with the external ADC, the output can have a common-mode voltage of 2.5 V and the full-scale range of the ADC can be 5 V. The fluxgate sensors can work up to 300% of their nominal current range, which means the signal must have a gain to go from 1.875 to 2.5 V at 300% of the operating current. This signal gives a gain of 1.33.
  - When used with internal ADC of controller, the output can have a common-mode voltage of 1.65 V and the full-scale range of the ADC can be 3.3 V. The fluxgate sensors can work up to 300% of their nominal current range, which means the signal must have a gain to go from 1.875 to 1.65 V at 300% of the operating current. This signal gives a gain of 0.88. If the current measurement requirement is only up to 200% or 250%, a gain of 1 can be used.

- **Selection of components:** The 0.1-μF caps in the feedback helps to reduce overall noise of the system. One important thing to note that the resistors also have their internal noise. The resistor noise depends on the value of resistor. Select the input and feedback resistor values in some kΩ (preferably < 5 kΩ) to reduce the effect of noise from resistors.

![Figure 10. OPA4322 Interface Between Sensor and ADC](image-url)
8.4 Noise Filtering for Fluxgate Current Sensor

Fluxgates have an inherent noise (450 kHz / 900 kHz) at their output that needs filtering. A low-pass filter is designed with a cut-off frequency of 20 kHz using TI’s FilterPro™ software as shown in Figure 11.

Figure 11. Low-Pass Filter Design Simulation Using FilterPro
8.5 Designing the Reference Circuit for ADC

An ADC is as good as its reference because ADCs compare an input to a known reference and its binary scaled weights to estimate an equivalent digital code. An accurate digital conversion of the input signal requires a highly accurate, low-drift, low-noise reference. The reference should also support the dynamic charge requirements without affecting the noise and linearity performance of the device. An ideal ADC is one that gives the same digital code for a given input. For a capacitor-based ADC reference input, the load at the reference pin spikes out every time a bit value is estimated. Not only does reference current transient multiple times within a conversion cycle, but also the magnitude of the transient current vary between the conversions. A noisy reference shows up as a variation of code out at the output of the ADC for a fixed input. A noisy reference also degrades the linearity, THD, and SNR.

![Reference Driver Circuit](Figure 12. Reference Driver Circuit)

As shown in Figure 12, designing the reference drive circuitry is a four-step optimization process that involves

1. identifying a reference that is suitable for the application
2. designing a filter that limits the broadband noise from the reference
3. estimating the capacitor value needed to provide the reference drive current
4. identifying an op-amp that is suitable for low power that can recharge the capacitor
A reference can introduce two types of noise: flicker noise and broadband noise. Flicker noise is the noise dominant at low frequencies and broadband noise dominates at high frequencies. The broadband noise, in particular, can be of the order of hundreds of microvolts and can easily exceed the tens of microvolts of RMS noise of the converter. Typically, flicker noise is specified on the datasheet as peak-to-peak noise up to 10 Hz. This noise has to be scaled down by a factor of 6.6 to convert it into RMS noise. On the other hand, the density of broadband spectral noise may not be specified on the datasheet. For a band-gap reference, the density is 0.1 $\mu V_{\text{RMS}}/\sqrt{\text{Hz}}$ to 10 $\mu V_{\text{RMS}}/\sqrt{\text{Hz}}$ in magnitude and is inversely proportional to the square root of the quiescent current of the reference. If the reference is not specified, Equation 4 gives a good approximation:

$$R_{\text{Broadband Noise Density}} = \frac{10,000 \text{ nV}}{\sqrt{\text{Hz}}} \times \frac{\sqrt{\mu A}}{2 \times \text{IQ REF (in } \mu A \text{)}}$$

(4)

As seen from Figure 13, noise and power are inversely related. A reference with low IQ inherently comes with higher noise.

Figure 13. Broadband Noise versus Reference Quiescent Current

For REF5025, $I_{\text{Q,REF}} = 800 \mu A$, which gives the broadband noise a density equal to 250 nV/$\sqrt{\text{Hz}}$ using Figure 13.
**Buffer**

An op-amp is needed to recharge the capacitor above. Additional noise introduced by the buffer should be minimized while selecting this op-amp. However, this selection is less of a concern because unlike references where output noise density is a few μV/√Hz, the same will be in the range of 10 nV/√Hz to 100 nV/√Hz for op-amps. The broadband noise gets further band-limited by the isolation resistor and the capacitor following the buffer. Flicker and broadband noise introduced by the op-amp should be verified for it to be significantly smaller (less than one-third) than the reference noise before finalizing on the op-amp. Reducing the buffer noise to less than a third of the reference noise makes the op-amp noise term insignificant when it gets added to the reference noise (square root of summation of squares). Flicker noise is specified on the datasheet as peak-to-peak noise up to 10 Hz. This noise has to be scaled down by a factor of 6.6 to convert it into RMS noise. The total noise introduced by the op-amp is the square root of the sum of the squares of the flicker noise and broadband RMS noise. Equation 3 can be used to verify the same.

Note that high resolution converters cause the size of the capacitor in the charge bucket to become too large, causing stability issues in most of the op-amps. This issue can be addressed with a series isolation resistor at the cost of the bandwidth of the op-amp. Choosing the right capacitor, op-amp, and isolation resistor is an iterative process that has to be verified by simulation. During this process the capacitance might require minimal adjustments from the starting value taking stability, voltage drop, and cutoff frequency into consideration.

**Reference for External ADC: REF5025 + OPA322**

The REF5025 is used as a 2.5-V voltage reference device. Use a supply bypass capacitor ranging between 1 to 10 μF. The REF5025 allows access to the band-gap through the TRIM/NR pin. Placing a capacitor from the TRIM/NR pin to GND in combination with the internal resistors creates a low-pass filter. A capacitance of 1 μF creates a low-pass filter with the corner frequency between 10 and 20 Hz. This filter decreases the overall noise measured on the V_{OUT} pin by half. A higher capacitance results in a lower filter cutoff frequency, further reducing output noise. Note that use of this capacitor increases startup time. Figure 14 shows schematic capture of REF5025 and the OPA322-based buffer connected at the output of the REF5025 so as to recharge the capacitor at the output.

**Reference for Internal ADC of Piccolo TMS320F28027: REF2033**

The REF2033 can provide two reference voltages, 1.65 V and 3.3 V. The 3.3 V is given as reference to the integrated ADC, and 1.65 V is used as signal common-mode inputs coming from op-amps. Figure 15 shows the reference circuit using the REF2033.
8.6 Power Supply: 5-V and 3.3-V Generation

The TIDA-00208 board can be powered through connector J12. The input voltage can be 6 V, 15 V, or 24 V based on the availability in the industrial drive. The output voltage for the TPS7A4700 is set by grounding the appropriate control pins. When grounded, all control pins add a specific voltage on top of the internal reference voltage ($V_{REF} = 1.4$ V). For example, when grounding pins 0P4V and 3P2V, the voltage values 0.4 V and 3.2 V are added to the 1.4-V internal reference voltage for $V_{OUT(NOM)}$ equal to 5.0 V. Figure 16 shows the TPS7A4700 section of the design. One green LED (LD1) is provided to indicate availability of the 5-V output.

![Figure 16. 6- to 5-V Conversion Using TPS7A4700](image)

The TLV70033 converts the 5 V to 3.3 V. Figure 17 shows the schematic for the same.

![Figure 17. 5- to 3.3-V Conversion Using TLV70033](image)

8.7 Design for Overcurrent and Earth Fault Detection Circuits

Generally, the fluxgate sensors can be operated up to 300% of their nominal current ratings for a shorter duration. If the current goes beyond 300%, enable the protection mechanism. For example, in this design, the thresholds are calculated as follows:

- Nominal current rating ($I_n$) = 6 Amperes
  - Corresponding fluxgate sensor output voltage = 0.625 Volts
- 300% of the nominal rating = 18 Amperes
  - Corresponding fluxgate sensor output voltage at 300% current = $0.625 \times 3 = 1.875$ Volts

The output of fluxgate sensor always rides on 2.5 V, so the positive and negative values can go up to 4.375 V and 0.625 V, respectively. Considering 50 mV as a buffer, the thresholds are calculated as:

- Threshold for positive cycle = $V_{TH (pos)} = 2.5 \text{ V} + 1.875 \text{ V} + 0.05 \text{ V} = 4.38 \text{ Volts}$
- Threshold for negative cycle = $V_{TH (neg)} = 2.5 \text{ V} - 1.875 \text{ V} - 0.05 \text{ V} = 0.62 \text{ Volts}$
8.7.1 Overcurrent Protection

The overcurrent protection is implemented as shown in Figure 18. The resistor dividers are calculated for VTH (pos) = 4.38 V and VTH (neg) = 0.62 V. Each channel has individual overcurrent protection. The indication of the overcurrent's condition is shown with an LED at the output.

![Figure 18. Overcurrent Protection Using TLC372](image)

8.7.2 Earth Fault Protection

The earth fault protection is implemented as shown in Figure 19. The resistor dividers are calculated for VTH (pos) = 4.38 V and VTH (neg) = 0.62 V. The signals coming out from each channel are summed together with resistors. The indication of the overcurrent's condition is shown with an LED at the output. Both OC_FAULT and GND_FAULT are available on connector J9.

![Figure 19. Earth Fault Protection Using TLC372](image)
8.8 Connections to Onboard External ADCs: ADS7853

The ADS7853 belongs to a family of pin-compatible, dual, high-speed, simultaneous-sampling, ADCs that support single-ended and pseudo-differential analog inputs. Each device includes two individually programmable reference sources that can be used for system-level gain calibration. Also, a flexible serial interface that can operate over a wide power-supply range enables easy communication with a large variety of host controllers. The interface is fully specified over the extended industrial temperature range (–40°C to 125°C). Figure 20 shows the schematic for the two ADS7853 devices available on board. The SPI outputs are available on a connector to interface with external motor controller (as shown in Figure 21).

Reference: Both ADCs can use either their internal references or an external reference coming from the REF5025 (VREF_BUF).

Power supply: Both ADCs are powered at AVDD with a 5-V supply voltage coming from the TPS7A4700 with a decoupling cap of 10 µF placed very close to the device. The DVDD supply is given from 3.3 V coming from the TLV70033. DVDD also has a decoupling capacitor of 10 µF placed very close to the device.

Simultaneous sampling of all four ADCs: All four ADCs can sample the input signals simultaneously by connecting the /CS pins together and giving one single /CS signal to the ADCs.

Reference: Both ADCs can use either their internal references or an external reference coming from the REF5025 (VREF_BUF).

Power supply: Both ADCs are powered at AVDD with a 5-V supply voltage coming from the TPS7A4700 with a decoupling cap of 10 µF placed very close to the device. The DVDD supply is given from 3.3 V coming from the TLV70033. DVDD also has a decoupling capacitor of 10 µF placed very close to the device.

Simultaneous sampling of all four ADCs: All four ADCs can sample the input signals simultaneously by connecting the /CS pins together and giving one single /CS signal to the ADCs.
8.9 **Connections to Piccolo 28027 LaunchPad™**

The C2000™ Piccolo LaunchPad LAUNCHXL-F28027 is a complete low-cost experimenter board for the TI Piccolo F2802x devices. The LAUNCHXL-F28027 kit features all the hardware and software necessary to develop applications based on the F2802x microprocessor. The LaunchPad is based on the superset F28027 device and easily allows users to migrate to lower cost F2802x devices once the design needs are known. The device offers an on-board JTAG emulation tool allowing direct interface to a PC for easy programming, debugging, and evaluation. In addition to JTAG emulation, the USB interface provides a UART serial connection from the F2802x device to the host PC.

The LAUNCHXL-F28027 C2000 LaunchPad features include:

- USB debugging and programming interface through a high-speed galvanically isolated XDS100v2 emulator featuring a USB/UART connection
- Superset F28027 device that allows applications to easily migrate to lower cost devices
- Nibble (4-bit) wide LED display
- Two push buttons for user feedback and device reset
- Easily accessible device pins for debugging purposes or as sockets for adding customized extension boards
- Boot selection and USB and UART disconnect switches.

An image of the LaunchPad is shown in Figure 22:

![Figure 22. Image of LAUNCHXL-F28027](image-url)
Table 6 shows the pin-mapping for 40-pin connector available on LAUNCHXL-F28027. The signals are routed as shown in Table 7.

### Table 6. C2000 LaunchPad Pin Out and Pin Mux Options

<table>
<thead>
<tr>
<th>MUX VALUE</th>
<th>J1 Pin</th>
<th>J5 Pin</th>
<th>MUX VALUE</th>
<th>J1 Pin</th>
<th>J5 Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>3 2 1 0</td>
<td></td>
<td></td>
<td>+3.3V</td>
<td>1 1 2 3</td>
<td></td>
</tr>
<tr>
<td>ADCINA6</td>
<td></td>
<td></td>
<td>+5V</td>
<td>1 1 2 3</td>
<td></td>
</tr>
<tr>
<td>TZ2 SDA A</td>
<td></td>
<td>SCIRXDA</td>
<td>GPIO28</td>
<td>3 3</td>
<td>ADCINA7</td>
</tr>
<tr>
<td>TZ3 SCLA</td>
<td></td>
<td>SCITXDA</td>
<td>GPIO29</td>
<td>4 4</td>
<td>ADCINA3</td>
</tr>
<tr>
<td>Resvd</td>
<td>Resvd</td>
<td>COMP2OUT</td>
<td>GPIO34</td>
<td>5 5</td>
<td>ADCINA1</td>
</tr>
<tr>
<td>ADCINA4</td>
<td>6 6</td>
<td>ADCINA0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SCITXDA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3 2 1 0</td>
<td></td>
<td></td>
<td>J6 Pin</td>
<td>1 1 2 3</td>
<td></td>
</tr>
<tr>
<td>Resvd</td>
<td>Resvd</td>
<td>EPWM1A</td>
<td>GPIO00</td>
<td>1 1</td>
<td>GND</td>
</tr>
<tr>
<td>COMP1OUT</td>
<td></td>
<td></td>
<td>GPIO1</td>
<td>2 2</td>
<td>GPIO19</td>
</tr>
<tr>
<td>Resvd</td>
<td>Resvd</td>
<td>EPWM2A</td>
<td>GPIO2</td>
<td>3 3</td>
<td>GPIO12</td>
</tr>
<tr>
<td>COMP2OUT</td>
<td></td>
<td></td>
<td>GPIO3</td>
<td>4 4</td>
<td>NC</td>
</tr>
<tr>
<td>Resvd</td>
<td>Resvd</td>
<td>EPWM3A</td>
<td>GPIO4</td>
<td>5 5</td>
<td>RESET#</td>
</tr>
<tr>
<td>ECAP1</td>
<td>Resvd</td>
<td>EPWM3B</td>
<td>GPIO5</td>
<td>6 6</td>
<td>GPIO16/32</td>
</tr>
<tr>
<td>TZ2/ADCSOCA</td>
<td>Resvd/</td>
<td>EPWMSYNCO</td>
<td>GPIO16/32</td>
<td>7 7</td>
<td>GPIO17/33</td>
</tr>
<tr>
<td>TZ3/ADCSO CB</td>
<td>Resvd/</td>
<td>EPWMSYNCI</td>
<td>GPIO17/33</td>
<td>8 8</td>
<td>GPIO6</td>
</tr>
<tr>
<td>NC</td>
<td>9 9</td>
<td>GPIO7</td>
<td>EPWM4B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NC</td>
<td>10 10</td>
<td>ADCINB6</td>
<td>ADCINB6</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 7. Pin-Mapping Details

<table>
<thead>
<tr>
<th>PIN NUMBER ON LAUNCHPAD</th>
<th>PIN FUNCTIONALITY ON LAUNCHPAD</th>
<th>MAPPING ON TIDA-00208 BOARD (J11 AND J14)</th>
</tr>
</thead>
<tbody>
<tr>
<td>J1 - Pin 1</td>
<td>+3.3V</td>
<td>J14 – Pin 20 (+3.3V)</td>
</tr>
<tr>
<td>J1 - Pin 5</td>
<td>GPIO34</td>
<td>J14 – Pin 12 (CS)</td>
</tr>
<tr>
<td>J1 – Pin 6</td>
<td>ADCINA4</td>
<td>J14 – Pin 10 (AIN2)</td>
</tr>
<tr>
<td>J1 – Pin 7</td>
<td>SPICLK</td>
<td>J14 – Pin 8 (SCLK)</td>
</tr>
<tr>
<td>J1 – Pin 8</td>
<td>ADCINA2</td>
<td>J14 – Pin 6 (AIN3)</td>
</tr>
<tr>
<td>J1 – Pin 9</td>
<td>ADCINB2</td>
<td>J14 – Pin 4 (AIN2)</td>
</tr>
<tr>
<td>J1 – Pin 10</td>
<td>ADCINB4</td>
<td>J14 – Pin 2 (AIN1)</td>
</tr>
<tr>
<td>J5 – Pin 2</td>
<td>GND</td>
<td>J14 – Pin 17 (GND)</td>
</tr>
<tr>
<td>J5 – Pin 3</td>
<td>ADCINA7</td>
<td>J14 – Pin 15 (AIN4)</td>
</tr>
<tr>
<td>J5 – Pin 4</td>
<td>ADCINA3</td>
<td>J14 – Pin 13 (AIN1)</td>
</tr>
<tr>
<td>J5 – Pin 6</td>
<td>ADCINA0</td>
<td>J14 – Pin 9 (REF203X_REF/2)</td>
</tr>
<tr>
<td>J5 – Pin 7</td>
<td>ADCINB1</td>
<td>J14 – Pin 7 (REF203X_REF)</td>
</tr>
<tr>
<td>J5 – Pin 8</td>
<td>ADCINB3</td>
<td>J14 – Pin 5 (AIN3)</td>
</tr>
<tr>
<td>J5 – Pin 9</td>
<td>ADCINB7</td>
<td>J14 – Pin 3 (AIN1)</td>
</tr>
<tr>
<td>J6 – Pin 7</td>
<td>SPISIMA/SDAA</td>
<td>J11 – Pin 8 (SDI)</td>
</tr>
<tr>
<td>J6 – Pin 8</td>
<td>SPISOMIA/SCLA</td>
<td>J11 – Pin 6 (SDO_A_1/SDO_B_1)</td>
</tr>
<tr>
<td>J2 – Pin 1</td>
<td>GND</td>
<td>J11 – Pin 19 (GND)</td>
</tr>
<tr>
<td>J2 – Pin 7</td>
<td>SPISOMIA/SCLA</td>
<td>J11 – Pin 7 (SDO_A_2/SDO_B_2)</td>
</tr>
</tbody>
</table>
Figure 23 shows the schematic capture for the pin-mapping explained in Table 7. This design also provides an option to mount external clamping diodes for the analog inputs.

Figure 23. Schematic Capture for J11 and J14 (To Be Connected to 40-Pin Connector on LaunchPad)
9 Test Setup and Test Results

9.1 Noise Filtering for Fluxgate Current Sensor

As explained in Section 8.4, low-pass filters are used to filter out the 450-kHz / 900-kHz noise signal from fluxgate sensors. Figure 24 shows the waveforms before and after the filter. The noise signal on OUT pin of the fluxgate sensor is having frequency of 452.1 kHz, which is same as the internal fluxgate oscillator frequency.

NOTE: The signals captured in Figure 24 also include noise from the oscilloscope itself.

![Figure 24. Noise Signal Before and After the Low-Pass Filter](image)

9.2 DC (or Dynamic) Performance of the System Using External ADC ADS7253

All ADC circuits suffer from some amount of inherent broadband noise contributed by the internal resistors, capacitors, and other circuitry, which is referred to the inputs of the ADC. The front-end driver circuit also contributes some noise to the system, which can also be referred to the ADC inputs. The cumulative noise, often called as the input-referred noise of the ADC, has a significant impact on the overall system performance. The most common way to characterize this noise is by using a constant DC voltage as the input signal and collecting a large number of ADC output codes. A histogram can then be plotted to show the distribution of output codes, which can be used to illustrate the impact of noise on the overall system performance. For a theoretically perfect ADC system, the histogram of output codes is a single vertical bar because the ADC output is always the same for a DC input voltage. However, the noise contributions from the ADC and the front-end circuit lead to a distribution of output codes, which provides a measure of the overall system’s DC noise. If the output code distribution has large peaks and valleys that make it distinctly non-Gaussian, then the histogram indicates significant DNL errors in the ADC or issues with the system design such as insufficient power supply decoupling, improper ground connections, or other poor PCB layout effects.

The noise-free resolution of an ADC is defined as the number of steady output bits from the converter beyond. The system performance is dominated by noise, and it is not possible to differentiate between individual code transitions. This resolution is an extremely conservative measurement of the ADC’s performance because the formula for noise-free resolution is derived from the peak-to-peak code noise, which is extremely dependent on the total number of samples. Do not confuse the effective noise-free resolution and effective number of bits (ENOB) with each other as they are two completely different entities. The ENOB for an ADC is measured with an AC sinusoidal input signal and includes the effects due to quantization noise and distortion terms, which have no impact on a DC measurement.
Figure 25 and Figure 26 show the histogram, noise-free resolution, and the captured data for this design. With a 6-A DC current passing through the fluxgate sensor, the noise-free resolution is 11.90 bits for Channel A and 11.44 bits for Channel B.

Figure 25. Histogram of Captures for Two Channels Using ADS7253 EVM GUI

Figure 26. Data Capture for Two Channels Using ADS7253 EVM GUI
9.3 **AC (or Static) Performance of the System Using External ADC ADS7253**

For any data acquisition system, an important focus is to achieve excellent dynamic performance while minimizing the total power consumption of the system. The main AC specifications to consider are THD, SNR, SINAD, and ENOB. Essentially, these parameters are different ways of quantifying the noise and distortion performance of an ADC based on a fast Fourier transform (FFT) analysis. A typical FFT plot for an ADC is shown in Figure 27.

![Typical FFT Plot Showing Different Dynamic Parameters](image)

Figure 27. Typical FFT Plot Showing Different Dynamic Parameters

The SNR provides insight into the total noise of the system. The total noise of the data acquisition system is the RSS of the front-end amplifier noise ($V_{n_{-AMP_{-RMS}}}$) and the ADC noise ($V_{n_{-ADC_{-RMS}}}$). The ADC noise includes the quantization noise as well as the noise contributed by the ADC internal circuitry, or the input-referred noise of the ADC. The total noise contributions from all these sources, denoted as $V_{n_{-TOT_{-RMS}}}$, are referred to the input of the ADC to calculate the total SNR of the system ($SNR_{SYS}$).

$$
V_{n_{-TOT_{-RMS}}} = \sqrt{V_{n_{-AMP_{-RMS}}}^2 + V_{n_{-ADC_{-RMS}}}^2}
$$

$$
SNR_{SYS} = \frac{V_{SIG_{-RMS}}}{V_{n_{-TOT_{-RMS}}}}
$$

ENOB is an effective measurement of the quality of a digitized signal from an ADC by specifying the number of bits above the noise floor. For an ideal N-bit ADC with only quantization noise, the SNR (in dB) can be calculated as:

$$
SNR = 6.02 \times N + 1.76
$$

$$
N = \frac{SNR - 1.76}{6.02}
$$

While ENOB provides a good summary of the ADC dynamic performance, it does not describe the converter's entire performance over the operating frequency ranges and input signals. Additionally, ENOB does not include the ADC DC specifications such as offset and gain error. Therefore, pay attention to other converter specifications as well depending on the application using the ADC.
For an AC current of 4.5 $V_{RMS}$ at a frequency of 50 Hz, the conditioned voltage signal (at the output of ADS7253) is captured, and the FFT of the system is also taken using the ADS7253EVM and SDCC board. As shown in Figure 28 and Figure 29, the GUI captures show the captured AC signal, the FFT, and other parameters.

Figure 28. AC Signal Capture for Two Channels Using ADS7253 EVM GUI

Figure 29. FFT and SNR Shown for Two Channels Using ADS7253 EVM GUI
The FFT for both channels show an SNR of approximately 67.5 dB at a signal amplitude of –8.9 dBFS. This result is just an indication of performance, but the actual SNR can be measured when the device is operated with an input voltage that has reached the full-scale value of the ADC input range. Figure 30 is the setup used to measure the AC and DC performance for this reference design.

Figure 30. Test Setup for AC and DC Tests for ADS7253
9.4 **DC Accuracy Tests (at 25°C and 75°C)**

The following figures show the accuracy of the signal at each stage. **Figure 31** shows accuracy of signal at the output of THS4531 at 25°C and **Figure 32** shows accuracy of signal at 75°C. It includes the offset and gain error compensation along with passive component mismatches in the feedback path of THS4531.

**Figure 31. Op-Amp Accuracy at 25°C (Left) for Positive Current (Right) for Negative Current**

**Figure 32. Op-Amp Accuracy at 75°C (Left) for Positive Current (Right) for Negative Current**
Figure 33 shows accuracy of signal at the output of ADS7253 at 25°C and Figure 34 shows accuracy of ADC at 75°C. It includes the linearity and gain error from the ADC itself.
Figure 35 shows accuracy of signal for the entire signal chain (FDA + ADC) at 25°C and Figure 36 shows the total accuracy at 75°C. Note that in a typical drive application, the current sensor would be used from 30% to 100% of its nominal current rating so the accuracy should be considered for primary current from ±1.75A to ±6A.

Figure 35. Total Accuracy at 25°C (Left) for Positive Current (Right) for Negative Current

Figure 36. Total Accuracy at 75°C (Left) for Positive Current (Right) for Negative Current
9.5 DC Accuracy Tests Using Piccolo 28027 Internal ADC (on LaunchPad)

The accuracy of Internal ADC of Piccolo 28027 controller is measured along with the fluxgate-based reference design. Figure 37 shows the screenshot capture of ADC output code GUI. The total accuracy curve is as shown in Figure 38.

![Figure 37. Screenshot of Internal ADC GUI for Piccolo Controller](image)

![Figure 38. Total Accuracy While Using Internal ADC of Piccolo 28027 Controller (Left) for Positive Current (Right) for Negative Current](image)
9.5.1 AC (or Dynamic) Performance Using Piccolo 28027 Internal ADC

For an AC current of 4.5 V_{RMS} at a frequency of 50 Hz, the conditioned voltage signal (at the output of OPA4322) is captured, and the FFT of the system is also taken using the Piccolo 28027 LaunchPad. Figure 39 shows the captured signal. Note the time period X2-X1 (= 20.05457026 ms), which corresponds to the 49.86-Hz frequency.

Figure 39. Signal Capture Using Piccolo 28027 LaunchPad
9.6 Power Supply and Reference Circuit Functionality Tests

The power supply circuit is tested for functionality and ripple measurement. Figure 40 shows the output of TPS7A4700 set at 5 V.

Figure 40. 5-V Signal From TPS7A4700

Figure 41 shows the 3.3-V digital supply voltage generated using TLV70033.

Figure 41. 3.3-V Reference Signal Generated by TLV70033
Figure 42 shows the output of REF5025 set internally at 2.5 V.

![Figure 42. 2.5-V Reference Signal Generated by REF5025](image)

Figure 43 and Figure 44 show the two outputs of REF2033 set internally at 3.3 V and 1.65 V, respectively.

![Figure 43. 3.3-V Reference Signal Generated by REF2033](image)  
![Figure 44. 1.65-V Reference Signal Generated by REF2033](image)
9.7 Overcurrent and Earth Fault Detection Tests

The overcurrent and earth fault circuit are tested at 300% of the nominal current of the fluxgate sensors. The waveforms shown in Figure 45 and Figure 46 indicate the sensing of the overcurrent condition at VTH (pos), which requires 98 nanoseconds to detect.

![Figure 45. Overcurrent Detection at VTH (pos)](image)

![Figure 46. Overcurrent Detection at VTH (pos) — Zoomed](image)

The waveforms shown in Figure 47 and Figure 48 indicate the sensing of the overcurrent condition at VTH (neg). The time required for the detection of the signal is 87.2 nanoseconds.

![Figure 47. Overcurrent Detection at VTH (neg)](image)

![Figure 48. Overcurrent Detection at VTH (neg) — Zoomed](image)

The waveforms shown in Figure 49 and Figure 50 indicate the sensing of earth fault condition at VTH (pos). The time required for the detection of the signal is 92 nanoseconds.

![Figure 49. Earth Fault Detection at VTH (pos)](image)

![Figure 50. Earth Fault Detection at VTH (pos) — Zoomed](image)

The waveforms shown in Figure 51 and Figure 52 indicate the sensing of earth fault condition at VTH (neg). The time required for the detection of the signal is 98 nanoseconds.

![Figure 51. Earth Fault Detection at VTH (neg)](image)

![Figure 52. Earth Fault Detection at VTH (neg) — Zoomed](image)
The comparators used in the protection circuits are open-drain outputs. The pull-up resistors are connected to 3.3 V (which is typically equal to digital supply of the MCU or FPGA) so that the high and low levels of the comparator outputs are within the sensing range of the MCU or FPGA.
10 Design Files

10.1 Schematics

To download the schematics, see the design files at TIDA-00208.

Figure 53. Schematics Page 1
Figure 54. Schematics Page 2
Figure 55. Schematics Page 3
TWO ADS7853s FOR INTERFACING WITH EXTERNAL MOTOR CONTROLLER

GROUND FAULT DETECTION

INTERFACE FOR C2000 LAUNCHPAD

Figure 56. Schematics Page 4
### 10.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-00208](#).

<table>
<thead>
<tr>
<th>QTY</th>
<th>REFERENCE</th>
<th>PART DESCRIPTION</th>
<th>MANUFACTURER</th>
<th>MANUFACTURER PARTNUMBER</th>
<th>PCB FOOTPRINT</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>!PCB</td>
<td>Printed Circuit Board</td>
<td>Any</td>
<td>TIDA-00208</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>C4</td>
<td>CAP, CERM, 10 μF, 16 V, ±20%, X5R, 0603</td>
<td>Taiyo Yuden</td>
<td>EMK107BBJ106MA-T</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>D1</td>
<td>Diode, Schottky, 60 V, 1 A, SMA</td>
<td>ON Semiconductor</td>
<td>MBRA160T3G</td>
<td>SMA</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>J10</td>
<td>Receptacle, 100 mil, 3×1, TH</td>
<td>TE Connectivity</td>
<td>534237-1</td>
<td>Receptacle, 100 mil, 3×1</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>J13</td>
<td>Connector, DC Jack 2.1×5.5 mm, TH</td>
<td>CUI Inc.</td>
<td>PJ-102A</td>
<td>Power Jack, 14.4×11×9 mm</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>J15</td>
<td>Header, Male 8-pin, 100-mil spacing</td>
<td>Sullins</td>
<td>PEC08SAAN</td>
<td>0.100 inch × 8</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>J9</td>
<td>Terminal Block, 2×1, 2.54 mm, TH</td>
<td>TE Connectivity</td>
<td>282834-2</td>
<td>Terminal Block, 2×1, 2.54 mm, TH</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>LBL1</td>
<td>Thermal Transfer Printable Labels, 0.650” W × 0.200” H - 10,000 per roll</td>
<td>Brady</td>
<td>THT-14-423-10</td>
<td>PCB Label 0.650” H × 0.200” W</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>R13</td>
<td>RES, 1.00 kΩ, 1%, 0.1 W, 0603</td>
<td>Yageo America</td>
<td>RC0603FR-071KL</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>U11</td>
<td>Low-Noise, Very Low Drift, Precision Voltage Reference, 2.5 V, D008A</td>
<td>Texas Instruments</td>
<td>REF5025AID</td>
<td>D008A</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>U12</td>
<td>Dual Output Voltage Reference 3.3 V, DBV0005A</td>
<td>Texas Instruments</td>
<td>REF2033DBV</td>
<td>DBV0005A</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>U13</td>
<td>20 MHz, Low Noise, RRIO, CMOS Operational Amplifier, 1.8 to 5.5 V, −40°C to 125°C, 14-pin SOP (PW0014A), Green (RoHS and no Sb/Br)</td>
<td>Texas Instruments</td>
<td>OPA4322AIPW</td>
<td>PW0014A</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>U14</td>
<td>Single Output LDO, 200 mA, Fixed 3.3-V Output, 2 to 5.5-V Input, with Low IQ, 5-pin SC70 (DCK), −40°C to 125°C, Green (RoHS and no Sb/Br)</td>
<td>Texas Instruments</td>
<td>TLV7003DCKR</td>
<td>DCK005A</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>U15</td>
<td>36-V, 1-A, 4.17-μV ref, RF LDO Voltage Regulator, RGW0020A</td>
<td>Texas Instruments</td>
<td>TPS7A4700RGW</td>
<td>RGW0020A</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>U5</td>
<td>20 MHz, Low Noise, RRIO, CMOS Operational Amplifier with Shutdown, 1.8 to 5.5 V, −40°C to 125°C, 5-pin SOT23 (DBV0005A), Green (RoHS and no Sb/Br)</td>
<td>Texas Instruments</td>
<td>OPA322AIDBVR</td>
<td>DBV0005A</td>
<td>Fitted</td>
</tr>
<tr>
<td>10</td>
<td>R1, R3, R4, R6, R7, R9, R10, R12, R22, R24</td>
<td>RES, 3.30 kΩ, 1%, 0.1 W, 0603</td>
<td>Yageo America</td>
<td>RC0603FR-073K3L</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>11</td>
<td>C1, C2, C6, C7, C8, C9, C15, C36, C37, C38, C42</td>
<td>CAP, CERM, 0.1 μF, 16 V, ±5%, X7R, 0603</td>
<td>Kemet</td>
<td>C0603C104J4RACTU</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>QTY</td>
<td>REFERENCE</td>
<td>PART DESCRIPTION</td>
<td>MANUFACTURER</td>
<td>MANUFACTURER PART NUMBER</td>
<td>PCB FOOTPRINT</td>
<td>NOTE</td>
</tr>
<tr>
<td>-----</td>
<td>-----------</td>
<td>------------------</td>
<td>--------------</td>
<td>--------------------------</td>
<td>---------------</td>
<td>------</td>
</tr>
<tr>
<td>2</td>
<td>J11, J14</td>
<td>CONN RCPT 20POS .100 DL STR SMD</td>
<td>FCI</td>
<td>89888-310ALF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>U16, U17</td>
<td>IC ADC 12BIT 1MSPS DUAL 16TSSOP</td>
<td>Texas Instruments</td>
<td>ADS7853</td>
<td>16TSSOP</td>
<td>Fitted</td>
</tr>
<tr>
<td>3</td>
<td>C3, C44, C51</td>
<td>CAP, CERM, 0.1 µF, 10 V, ±10%, X7R, 0603</td>
<td>Kemet</td>
<td>C0603C104KBRCTU</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>LD1, LD2, LD3</td>
<td>LED SmartLED Green 570NM</td>
<td>OSRAM</td>
<td>LG L29K-G2J1-24-Z</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>R15, R18, R19</td>
<td>RES, 1.0 kΩ, 5%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW06031K00JNEA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>R16, R21, R34</td>
<td>RES, 10 kΩ, 5%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW060310K0JNEA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>C40, C41, C47, C48</td>
<td>CAP, CERM, 1000 pF, 25 V, ±5%, COG/NP0, 0603</td>
<td>MuRata</td>
<td>GRM1885C1E102JA01D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>J5, J6, J7, J8</td>
<td>Connector, TH, SMA</td>
<td>Emerson Network Power</td>
<td>142-0701-201</td>
<td></td>
<td>SMA</td>
</tr>
<tr>
<td>4</td>
<td>R41, R49, R6 R97</td>
<td>RES, 1.0 Ω, 0.1%, 0.1 W, 0603</td>
<td>Yageo America</td>
<td>RT0603BRD0710RL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>R48, R49, R50, R51</td>
<td>RES, 0.1 Ω, 1%, 0.1 W, 0603</td>
<td>Panasonic</td>
<td>ERJ-3RSFR10V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>U1, U2, U3, U4</td>
<td>Sensor Current 50 A, 5 V, MOD</td>
<td>LEM USA Inc</td>
<td>CKS X-NP</td>
<td></td>
<td>Module</td>
</tr>
<tr>
<td>5</td>
<td>C16, C20, C23, C24, C25</td>
<td>CAP, CERM, 10 µF, 16 V, ±10%, X5R, 0805</td>
<td>MuRata</td>
<td>GRM21BR61C106KE15L</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>C34, C52, C53, C54, C55</td>
<td>CAP, CERM, 1 µF, 25 V, ±10%, X7R, 0603</td>
<td>MuRata</td>
<td>GRM188R71E105KA12D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>H1, H2, H3, H5, H6</td>
<td>Machine Screw, Round, #4-40 x 1/4, Nylon, Philips panhead</td>
<td>BandF Fastener Supply</td>
<td>NY PMS 440 0025 PH</td>
<td></td>
<td>Screw</td>
</tr>
<tr>
<td>5</td>
<td>H4, H7, H8, H9, H10</td>
<td>Standoff, Hex, 0.5&quot;L #4-40 Nylon</td>
<td>Keystone</td>
<td>1902C</td>
<td></td>
<td>Standoff</td>
</tr>
<tr>
<td>5</td>
<td>J1, J2, J3, J4, J12</td>
<td>Conn Term Block, 2POS, 3.5 mm, TH</td>
<td>Phoenix Contact</td>
<td>1751248</td>
<td>11 x 8.5 x 7.3 mm</td>
<td>Fitted</td>
</tr>
<tr>
<td>5</td>
<td>R2, R5, R8, R11, R23</td>
<td>RES, 20.0 kΩ, 1%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW060320K0FKEA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>U6, U7, U8, U9, U10</td>
<td>IC, Dual Differential Comparators, 2 to 36 Vin</td>
<td>Texas Instruments</td>
<td>TLC372</td>
<td>SO-8</td>
<td>Fitted</td>
</tr>
<tr>
<td>54</td>
<td>R14, R20, R27, R43, R44, R45, R46, R53, R55, R57, R58, R69, R63, R68, R70, R72, R73, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R103, R104, R105, R106, R107, R108, R109, R110, R111, R112, R113, R114, R115, R116, R117, R118, R119</td>
<td>RES, 0 Ω, 5%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW06030000Z0EA</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>6</td>
<td>C5, C10, C12, C14, C21, C35</td>
<td>CAP, CERM, 1 µF, 10 V, ±10%, X7R, 0805</td>
<td>Kemet</td>
<td>C0805C105KBRCTU</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Table 8. BOM (continued)

<table>
<thead>
<tr>
<th>QTY</th>
<th>REFERENCE</th>
<th>PART DESCRIPTION</th>
<th>MANUFACTURER</th>
<th>MANUFACTURER PARTNUMBER</th>
<th>PCB FOOTPRINT</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>FID1, FID2, FID3, FID4, FID5, FID6</td>
<td>Fiducial mark. There is nothing to buy or mount.</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>Fiducial</td>
</tr>
<tr>
<td>7</td>
<td>D2, D3, D4, D5, D6, D7, D8</td>
<td>Diode, Zener, 3.6 V, 500 mW, SOD-123</td>
<td>Diodes Inc.</td>
<td>MMSZ5227B-7-F</td>
<td>SOD-123</td>
<td>Fitted</td>
</tr>
<tr>
<td>7</td>
<td>R52, R54, R60, R61, R64, R65, R66</td>
<td>RES, 47 Ω, 5%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW060347R0JNEA</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>8</td>
<td>C19, C22, C39, C43, C45, C46, C49, C50</td>
<td>CAP, CERM, 5600 pF, 25 V, ±5%, C0G/NP0, 0603</td>
<td>TDK</td>
<td>C1608C0G1E562J</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>8</td>
<td>C26, C27, C28, C29, C30, C31, C32, C33</td>
<td>CAP, CERM, 10 µF, 25 V, ±20%, X5R, 0603</td>
<td>TDK</td>
<td>C1608X5R1E106M080AC</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>8</td>
<td>R25, R26, R30, R31, R37, R40, R95, R98</td>
<td>RES, 1.50 k, 1%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW06031K50FKEA</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>8</td>
<td>R28, R29, R32, R33, R35, R36, R38, R39</td>
<td>RES, 2.00 k, 1%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW06032K00FKEA</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>0</td>
<td>C11, C13, C17, C18</td>
<td>CAP, CERM, 0.01 µF, 25 V, ±5%, C0G/NP0, 0603</td>
<td>Kemet</td>
<td>C0603H103J3GACTU</td>
<td>0603</td>
<td>Not Fitted</td>
</tr>
<tr>
<td>0</td>
<td>R17, R42, R44, R67, R69, R71, R74, R120, R121, R123, R124</td>
<td>RES, 0 Ω, 5%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW06030000Z0EA</td>
<td>0603</td>
<td>Not Fitted</td>
</tr>
<tr>
<td>0</td>
<td>R56</td>
<td>RES, 100 kΩ, 1%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW0603100KFKEA</td>
<td>0603</td>
<td>Not Fitted</td>
</tr>
<tr>
<td>0</td>
<td>R99, R100, R101, R102</td>
<td>RES, 2.00 k, 1%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW06032K00FKEA</td>
<td>0603</td>
<td>Not Fitted</td>
</tr>
</tbody>
</table>
10.3 PCB Layout

To download the layer plots, see the design files at TiDA-00208.

**NOTE:** The total dimension of the board is 120 × 100 mm.

10.3.1 Layout Guidelines

**Layout of Amplifier Section**

The OPA4322 is a wideband amplifier. To realize the full operational performance of the device:

1. Follow good high-frequency PCB layout practices.
2. Connect the bypass capacitors between each supply pin and ground as close to the device as possible.
3. Design the bypass capacitor traces for minimum inductance.

**Layout of ADC Section**

The most important considerations in designing the PCB layout are as follows:

1. Keep the length of traces from the reference buffer circuit (REF and OPA) to the REFP input pin of the ADC as small as possible to minimize the trace inductance that can lead to instability and potential issues with the accurate settling of the reference voltage.
2. Locate the input driver circuit as close as possible to the inputs of the ADC to minimize loop area, making the layout more robust against EMI/RFI rejection. Similarly, keep the resistors and capacitor of the anti-aliasing filter at the inputs of the ADC close together and close to the inputs of the ADC to minimize the loop area.
3. Use a ground plane underneath the device and partition the PCB into analog and digital sections. Avoid crossing digital lines with the analog signal path and keep the analog input signals and the reference input signals away from noise sources.
4. Keep the power sources to the device clean and well-bypassed. Use 10-μF, ceramic bypass capacitors in close proximity to the analog (AVDD) and digital (DVDD) power-supply pins. Avoid placing vias between the AVDD and DVDD pins and the bypass capacitors. Connect all ground pins to the ground plane using short, low impedance paths.
5. Bypass the REFIO-A and REFIO-B reference inputs and outputs with 10-μF, X7R-grade, 0805-size, 16-V rated ceramic capacitors (CREF-x). Place the reference bypass capacitors as close as possible to the reference REFIO-x pins and connect the bypass capacitors using short, low-inductance connections. Avoid placing vias between the REFIO-x pins and the bypass capacitors. Use small 0.1-Ω to 0.2-Ω resistors (RREF-x) in series with the reference bypass capacitors to improve stability.
6. Place the fly-wheel RC filters immediately next to the input pins. Among ceramic surface-mount capacitors, COG (NPO) ceramic capacitors provide the best capacitance precision. The type of dielectric used in COG (NPO) ceramic capacitors provides the most stable electrical properties over voltage, frequency, and temperature changes.
10.3.2 Layout Plots

Figure 57. Top Overlay

Figure 58. Top Solder

Figure 59. Top Layer

Figure 60. Mid1 Layer
Figure 61. Mid2 Layer

Figure 62. Bottom Layer

Figure 63. Bottom Solder

Figure 64. Bottom Overlay
Figure 65. M1 Board Outline
10.4 Altium Project

To download the Altium project files, see the design files at [TIDA-00208](#).
To download the Gerber files, see the design files at **TIDA-00208**.

---

**Figure 70. Fabrication Drawing**
10.6 Assembly Drawings

Figure 71. Top Assembly Drawing

Figure 72. Bottom Assembly Drawing

10.7 Software Files

To download the software files, see the design files at TIDA-00208.

11 References

1. LEM Technologies (Link)
2. Dominggus Yosua Suitella, Dr. Ir. Djoko Windarto, MT. High Precision Fluxgate Current Sensor (PDF)
4. Vaibhav Kumar. 18-Bit, 1MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise, Texas Instruments (SLAU515)
5. FilterPro™ Software (Tool Folder)
6. LAUNCHXL-F28027 C2000 Piccolo LaunchPad Experimenter Kit, Texas Instruments (SPRUH2)

12 About the Author

SANJAY PITHADIA is a systems engineer at Texas Instruments where he is responsible for developing subsystem design solutions for the Industrial Motor Drive segment. Sanjay has been with TI since 2008 and has been involved in designing products related to energy and smart grid. Sanjay brings to this role his experience in analog design, mixed signal design, industrial interfaces, and power supplies. Sanjay earned his bachelor of technology in electronics engineering at VJTI, Mumbai.

N. NAVANEETH KUMAR is a systems architect at Texas Instruments where he is responsible for developing subsystem solutions for motor controls within Industrial Systems. N. Navaneeth brings to this role his extensive experience in power electronics, EMC, analog, and mixed signal designs. He has system-level product design experience in drives, solar inverters, UPS, and protection relays. N. Navaneeth earned his bachelor of electronics and communication engineering from Bharathiar University, India and his master of science in electronic product development from Bolton University, UK.
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated (“TI”) reference designs are solely intended to assist designers (“Buyers”) who are developing systems that incorporate TI semiconductor products (also referred to herein as “components”). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer’s systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED “AS IS”. TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER’S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated