TI Designs: Verified Design
Dual Isolated Half-Duplex RS-485 Repeater

TI Designs

TI Designs are analog solutions created by TI's analog experts. Verified Designs offer theory, component selection, simulation, complete PCB schematic and layout, bill of materials and measured performance of useful circuits.

Circuit Description

This reference design demonstrates a dual isolated, half-duplex repeater with data rate independent flow-control for long-haul RS-485 networks. The design provides transient protection protecting the signal path against ESD, EFT, and surge transients specified in the IEC 61000 family of transient immunity standards.

Isolated DC-DC converters provide power supply across the isolation barriers utilizing the push-pull converter principle.

Design Resources

Design Archive
ISO3082
SN6501
TPS76350
SN74LVC2G14

Ask The Analog Experts
WEBENCH® Design Center

An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

TINA-TI is a trademark of Texas Instruments
WEBENCH is a registered trademark of Texas Instruments
1 Design Summary

1.1 Overview

Industrial long-haul networks comprise two or more long distance bus segments. Data transmission occurs in half-duplex mode to support two-wire twisted pair installations assuring low cable and wiring cost. Data rates are in the lower tens of kilo-bits-per-second (kbps). Due to signal degradation across long transmission distance, recovery and regeneration of the bus signal is required. In addition large ground potential differences (GPDs) between remote bus nodes make galvanic isolation of supply and signal path a necessity for each node. The dual isolated half-duplex repeater in Figure 1 satisfies all of the above requirements.

![Figure 1. Simplified diagram of a two-segment long-haul network](image)

1.2 Features

The half-duplex repeater in this reference design provides the following features:

- Data rate up to 100kbps
- Data rate independent flow control
- 4kV peak isolation
- IEC 61000-4-2 up to 16kV
- IEC 61000-4-4 up to 4kV
- IEC 61000-4-5 up to 1kV

2 Design Considerations

To support bidirectional data traffic the half-duplex repeater utilizes two isolated transceivers. Additional logic circuitry provides data rate independent flow control.

2.1 Isolated Transceiver

The ISO3082 is an isolated, half-duplex differential line transceiver for TIA/EIA 485/422 applications. The device is ideal for long transmission lines since the ground loop is broken to allow for a much larger common-mode voltage range. The symmetrical isolation barrier of the device is tested to provide 4kVpk of isolation for 60s between the bus-line transceiver and the logic-level interface.

Any cabled I/O can be subjected to electrical noise transients from various sources. These noise transients can damage the transceiver and near-by sensitive circuitry. Isolated transceivers however can significantly increase protection and reduce the risk of potential damage to expensive control circuits. The ISO3082 is qualified for use from –40°C to 85°C.
2.2 Data Flow Control

The SM712 transient voltage suppressor (TVS) provides ESD, EFT, and Surge protection for data ports. A commonly applied timing-control method is the inverting buffer with time-delay in Figure 3.

To ensure correct switching behavior this method requires defined start conditions after powering-up and bus idling. This is accomplished through failsafe biasing resistors, $R_{FS}$, which create a failsafe voltage, $V_{FS}$, above the receiver input sensitivity of $V_{FS} > +200 \text{ mV}$, when no transceiver is actively driving the bus.

This robust and data rate independent timing control utilizes an inverting Schmitt-trigger buffer with different charge and discharge times. The underlying principle is to actively drive a bus during logic low states and disabling the driver during logic high states. The enabling and disabling sequence occurs on a per-bit basis making the repeater function independent of data rate and packet length.

Stepping through the functional sequence of the inverter-controlled repeater using Figure 3 clarifies its operation.

During bus-idling the receiver outputs of both repeater ports are high due to the failsafe voltage, $V_{FS}$. The delay capacitor, $C_D$, is fully charged, driving the inverter output low to maintain the transceiver in receive mode.

1) Then a low-bit on bus 1 driving the output of $R_1$ low, rapidly discharges $C_D$ and enables driver $D_2$.

2) When the bus voltage turns positive ($V_{Bus} > 200 \text{ mV}$) the output of $R_1$ turns high, thus driving $D_2$’s output high while slowly charging $C_D$ via $R_D$. The minimum time constant ($R_D \times C_D$) must be so calculated that at the maximum supply voltage, $V_{CC\text{-max}}$, and the minimum positive inverter input threshold, $V_{TH+\text{min}}$, the delay time, $t_D$, exceeds the maximum low-to-high propagation delay, $t_{PLH\text{-max}}$, of the driver by say 30%. For a given capacitance of, i.e. $C_D = 100 \text{ pF}$, the required resistor value for $R_D$ thus calculates to:

$$R_D = \frac{1.3 \cdot t_{PLH\text{-max}}}{C_D \cdot \ln(1 - \frac{V_{IT+\text{min}}}{V_{CC\text{-max}}})}$$

3) The driver enable time is extended by the delay time, $t_D$, versus the actual data bit interval to establish a valid high signal on the bus prior to switching from transmit to receive mode in order to keep the receiver output continuously high. Because receiver propagation delays are shorter than those of drivers it is impossible for the receiver to turn low, not even for a short instant. Once the driver is disabled, the external failsafe resistors bias bus 2 to above 200 mV, which is seen by the active receiver as a defined high.

4) The differential output voltages on bus 2 are $V_{OD} = V_{FS} > +200 \text{ mV}$ during and idle bus, $V_{OD} < -1.5 \text{ V}$ for a low bit, and $V_{OD} > 1.5 \text{ V}$ for the time delay, $t_D$, at the beginning of a high bit, and afterwards $V_{OD} = V_{FS} > +200 \text{ mV}$ for the reminder of a high bit.

R) $R$ represents the receiver output state of a remote transceiver.

While legacy repeater designs are limited to data rates of 20 kbps, modern transceivers with shorter propagation delays allow for higher data rates of up to 200 kbps.
2.3 Transient Protection

The SM712 transient voltage suppressor (TVS) provides ESD, EFT, and Surge protection for data ports meeting IEC 61000-4-2 (ESD), IEC 61000-4-4 (EFT), and IEC 61000-4-5 (Surge) requirements. The device comprises two bidirectional TVS diodes rated for 400W peak power at an 8/20 µs peak pulse current of 17A.

Its high clamping voltage of 26V, however, can trigger the internal ESD diode structure of the transceiver. When this happens, the internal ESD structure shorts the external TVS and absorbs the entire transient energy. This can lead to latch-up and transceiver damage. To prevent this from happening, 10Ω, pulse-proof, thick-film resistors are inserted between the TVS diodes and the transceiver A and B bus terminals. These resistors provide sufficient voltage drop during a transient event to maintain the external TVS turned on.

A high-voltage capacitor (4700pF/2kV) provides an AC connection between ISO-ground and Protective-Earth (PE). Implemented here as a header pin, this allows for the connection of a low-inductance cable between the surge generator and ground.

The high-impedance resistor (1M) parallel to the high-voltage capacitor functions as a bleeder resistor to prevent the build-up of electrostatic charges on the bus lines.

2.4 Power Supply

The isolated DC-DC power supply converter utilizes the push-pull converter principle. Two isolation transformers are used to power each transceiver separately. For this reason the SN6501 transformer driver drives two center-tapped transformers whose outputs are rectified by Schottky diodes (D1 to D4). The rectified outputs are smoothened by bulk capacitors (C6 and C9). The subsequent low dropout regulators, TPS76350, provide regulated 5V outputs for output currents of up to 250mA. For best stability and lowest ripple, low-ESR, 4.7µF ceramic capacitors are recommended.
3  Measurement

3.1  Data Transmission

Figure 4. Data flow-control: Ch1 = D, Ch2 = DE, /RE, Ch3 = \( V_{BUS} \)

Figure 5. Data flow-control zoomed-in: Ch1 = D, Ch2 = DE, /RE, Ch3 = \( V_{BUS} \)
4 PCB Design

Figure 6: PCB layout top

Figure 7: PCB layout ground
Figure 8: PCB layout power

Figure 9: PCB layout bottom
5 References
1. Data Rate Independent Half-Duplex Repeater Design for RS-485, SLYT480

6 Appendix

6.1 Schematic

Figure 10: Dual isolated half-duplex RS-485 repeater
### 6.2 Bill of Materials

#### Table 1: Isolated auto-polarity RS-485 transceiver Bill of Materials

<table>
<thead>
<tr>
<th>Item</th>
<th>Quantity</th>
<th>Reference</th>
<th>Part</th>
<th>Footprint</th>
<th>Manufacturer</th>
<th>Manufacturer Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>7</td>
<td>C1, C4, C5, C6, C8, C9, C11</td>
<td>4.7uF</td>
<td>1206</td>
<td>TDK</td>
<td>C3216XR1H475K160AC</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>C2, C12, C20</td>
<td>4700pF</td>
<td>1812</td>
<td>NOVACAP</td>
<td>1812 B 472 K 202 N T</td>
</tr>
<tr>
<td>3</td>
<td>6</td>
<td>C3, C13, C14, C15, C18, C19</td>
<td>0.1uF</td>
<td>603</td>
<td>Murata</td>
<td>GRM188R71H104KA93D</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>C7, C10</td>
<td>10nF</td>
<td>402</td>
<td>Yageo</td>
<td>CC0402RX7R0BB103</td>
</tr>
<tr>
<td>5</td>
<td>2</td>
<td>C16, C17</td>
<td>100pF</td>
<td>603</td>
<td>Kemet</td>
<td>C0603C101J5RACTU</td>
</tr>
<tr>
<td>6</td>
<td>2</td>
<td>C21, C22</td>
<td>DNI</td>
<td>603</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>4</td>
<td>D1, D2, D3, D4</td>
<td>Schottky diode</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>2</td>
<td>D5, D8</td>
<td>TVS</td>
<td>SOT-23</td>
<td>Micro Commercial</td>
<td>SM712-TP</td>
</tr>
<tr>
<td>9</td>
<td>2</td>
<td>D6, D7</td>
<td>Diode</td>
<td>SOD523F</td>
<td>Fairchild</td>
<td>1N4448WT</td>
</tr>
<tr>
<td>10</td>
<td>3</td>
<td>J1, J2, J3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>4</td>
<td>R1, R3, R14, R16</td>
<td>590 Ω</td>
<td>603</td>
<td>Yageo</td>
<td>RC0603FR-07590RL</td>
</tr>
<tr>
<td>13</td>
<td>2</td>
<td>R2, R15</td>
<td>133 Ω</td>
<td>603</td>
<td>Yageo</td>
<td>RC0603FR-07133RL</td>
</tr>
<tr>
<td>14</td>
<td>4</td>
<td>R4, R5, R11, R12</td>
<td>10 Ω</td>
<td>603</td>
<td>Vishay</td>
<td>CRCW060310R0JNEAHP</td>
</tr>
<tr>
<td>15</td>
<td>2</td>
<td>R6, R13</td>
<td>1 MΩ</td>
<td>2010</td>
<td>HVC 2010 1M0 G T3</td>
<td>TT Electronics</td>
</tr>
<tr>
<td>16</td>
<td>2</td>
<td>R7, R10,</td>
<td>10 kΩ</td>
<td>402</td>
<td>Yageo</td>
<td>RC0402JR-0710K</td>
</tr>
<tr>
<td>17</td>
<td>2</td>
<td>R8, R9</td>
<td>51 kΩ</td>
<td>402</td>
<td>Yageo</td>
<td>RC0402JR-0751K</td>
</tr>
<tr>
<td>18</td>
<td>2</td>
<td>R17, R18</td>
<td>300 Ω</td>
<td>402</td>
<td>Yageo</td>
<td>RC0402FR-07300RL</td>
</tr>
<tr>
<td>19</td>
<td>2</td>
<td>T1, T2</td>
<td>1:1.3</td>
<td>SMT</td>
<td>Wurth Electronics</td>
<td>760390014</td>
</tr>
<tr>
<td>20</td>
<td>1</td>
<td>U1</td>
<td>SN6501</td>
<td>SOT23-5</td>
<td>Texas Instruments</td>
<td>SN6501DBVT</td>
</tr>
<tr>
<td>21</td>
<td>2</td>
<td>U2, U3</td>
<td>TPS76350</td>
<td>SOT23-5</td>
<td>Texas Instruments</td>
<td>TPS76350DBVR</td>
</tr>
<tr>
<td>22</td>
<td>2</td>
<td>U4, U5</td>
<td>ISO3082</td>
<td>16DW</td>
<td>Texas Instruments</td>
<td>ISO3082DW</td>
</tr>
<tr>
<td>23</td>
<td>1</td>
<td>U6</td>
<td>SN74LVC2G14</td>
<td>SOT23-6</td>
<td>Texas Instruments</td>
<td>SN74LVC2G14DBVR</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated (“TI”) reference designs are solely intended to assist designers (“Buyers”) who are developing systems that incorporate TI semiconductor products (also referred to herein as “components”). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer’s systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED “AS IS”. TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN, IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER’S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer’s safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use. Only those TI components that TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer’s risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated