**TI Designs**

*Wide-Input Isolated IGBT Gate-Drive Fly-Buck™ Power Supply for Three-Phase Inverters*

**TI Designs**

TI Designs provide the foundation that you need including methodology, testing, and design files to quickly evaluate and customize the system. TI Designs help you accelerate your time to market.

**Design Resources**

- **TIDA-00199**: Design Page
- **LM5160**: Product Folder
- **ISO5500EVM**: Tool Folder
- **C2000 Piccolo**: Tool Folder

**Design Features**

- Isolated Power Supply for Insulated-Gate Bipolar Transistor (IGBT) Gate Drive
- Supports Six IGBT Gate Drivers for 3-Phase Inverter (Each Arm in Half-Bridge Configuration)
- Positive and Negative, Low-Ripple ($< 200$ mV) Bias Outputs for Each IGBT of Three-Phase Inverter: $15$ V and $-8$ V
- Operates With $24$-V $\pm20\%$ Input Range
- Fly-Buck Topology Provides Easy-to-Design Multi-Output Isolated Power Supply Solution With Primary Side Regulation
- Output Power: $2.3$ W Per IGBT
- Peak Efficiency of $82\%$ at Balanced Full-Load
- Output Capacitors Rated to Support Up to $6$-A Peak Gate Drive Currents
- Design Validated With TI’s Isolated Gate-Driver ISO5500 Driving IGBTs

**Featured Applications**

- Variable Speed AC and DC Drives
- Industrial Inverters and Solar Inverters
- UPS Systems
- Servo Drives
- IGBT Based High-Voltage DC (HVDC) Systems

---

An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

All trademarks are the property of their respective owners.

TIDU670A—December 2014—Revised January 2015

Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated
1 System Description

The TIDA-00199 reference design provides positive and negative voltage rails required for insulated-gate bipolar transistor (IGBT) gate drivers. IGBTs are used in three phase inverters for variable-frequency drives to control the speed of AC motors. This reference design uses a Fly-Buck topology and is intended to operate from an unregulated 24-V DC input. The Fly-Buck converter circuit can be deemed a combination of a buck converter on the primary side and a flyback-like secondary side. The isolated outputs generate through the coupled windings of the transformer. The Fly-Buck has a primary side regulation and can achieve a good cross regulation without opto-coupler feedback or auxiliary winding. This reference design is implemented with LM5160, a wide-input constant on-time (COT) synchronous buck regulator. This reference design is capable of operating from a loosely regulated 24-V DC input and generates four pairs of 15-V and –8-V outputs suitable for powering six IGBT gate drivers.

This reference design uses a single transformer for generating power rails for all three arms of the 3-phase inverter. The voltage rails for all the TOP IGBTs are isolated, whereas the voltage rails for all bottom IGBTs are combined together.

Three-phase inverters function as variable-frequency drives to control the speed of AC motors and for high power applications such as HVDC power transmissions. The typical application of a three-phase inverter using six isolated gate drivers is shown in Figure 1. Note that each phase uses a high-side and a low-side IGBT switch to apply positive and negative high-voltage DC pulses to the motor coils in an alternating mode. High-power IGBTs require isolated gate drivers to control their operations. Each IGBT is driven by a single isolated gate driver that galvanically isolates the high-voltage output from the low-voltage controlled inputs. The emitter of the top IGBT floats, which makes the use of an isolated gate-driver necessary. To isolate the high-voltage circuit with a low-voltage control circuit, isolated gate-drivers are used to control the bottom IGBTs.

1.1 Gate-Drive Supply Requirements

To reduce conduction losses, the gates of the IGBTs are supplied with a much higher voltage than the actual gate-threshold voltages. Typically, 15 V to 18 V is applied at the gate to reduce the $V_{CE(on)}$.

The IGBT is a minority-carrier device with high-input impedance and the capacity to carry a large, bipolar current-carrying capability. The switching characteristics of an IGBT are quite similar to that of a power MOSFET. Assuming identical conditions, IGBTs and MOSFETs function identically when turned on and both have similar current rise and voltage fall times. However, the waveforms of the switched current are different at turn-off.
At the end of the switching event, the IGBT has a tail current, which does not exist for the MOSFET. This tail is caused by minority carriers trapped in the base of the bipolar output section of the IGBT, which causes the device to remain turned on. Unlike a bipolar transistor, it is not possible to extract these carriers to speed up the switching, as there is no external connection to the base; so the device remains turned on until the carriers recombine.

This tail current increases the turn-off losses and requires an increase in the dead time between the conduction of two devices in a half-bridge circuit. To reduce the turn-off time, it is helpful to have a negative voltage (−5 V to −10 V) at the gate.

When an IGBT is turned on, some voltage spikes are generated on the gate terminal due to the high dv/dt and parasitic capacitance between the gate and emitter. The voltage spikes can trigger a false turn-on of the bottom IGBT. A negative voltage at the gate helps to avoid this false turn-on trigger.

Deciding on the power requirement to drive the IGBT is important. The calculation of the gate-drive power requirement for different power ratings of variable speed drives is explained in Equation 1.

As noted earlier, an isolated gate driver is used to turn the IGBT on and off. In this process, power is dissipated by the driver IC, IGBT gate, and by any RC circuits in the gate drive path. Refer to Figure 2.

\[
P_{\text{gate}} = P_{\text{driver}} + (Q_{\text{gate}} \times f_{\text{sw}} \times \Delta V_{\text{gate}}) + (C_{\text{ge}} \times f_{\text{sw}} \times \Delta V_{\text{gate}}^2) \tag{1}
\]

where
- \( Q_{\text{gate}} \) = Total gate charge.
- \( f_{\text{sw}} \) = Switching frequency.
- \( \Delta V_{\text{gate}} \) = Gate driver output voltage swing.
- \( C_{\text{ge}} \) = External gate-to-emitter capacitance.
- \( P_{\text{driver}} \) = Gate-driver total power consumption.

Note that the second term in Equation 1 reflects the power requirement for IGBT gate capacitance and the third term reflects the power requirement for an additional external capacitance, as Figure 2 shows.

Consider the following example:
- An IGBT module with a 1200-V, 200-A capacity (applicable for < 100-kW drives) with \( Q_{\text{gate}} = 1.65 \mu\text{C} \)
- Switching frequency of 16 kHz, which is on the higher side for typical high power drives
- A gate voltage, swinging from −15 V to +15 V (values are a worst-case scenario because IGBTs are typically driven with 15 V and either −5 V or −8 V)
- \( C_{\text{ge}} = 20 \text{ nF} \) (typical value ranges between 1 nF and 20 nF)
- \( P_{\text{driver}} = \) approximately 600 mW (estimated using the typical data sheet of an isolated IGBT gate-driver)

Using the values above:
\[
P_{\text{gate}} = 0.6 \text{ W} + 0.792 \text{ W} + 0.288 \text{ W} = 1.68 \text{ W} \tag{2}
\]
Considering the de-rating, the power in Equation 2 must be rounded up to 2 W / IGBT.
2 Design Features

The primary objective of this design is to provide an isolated power supply that can operate from an unregulated input supply. The design provides four isolated sets of (15 V, –8 V) bias voltage. The board is designed to provide driver bias power for six IGBTs in three-phase configurations: three sets of outputs for the three top side IGBTs with 100-mA output currents, and one set of 300-mA outputs for all of the bottom IGBTs. Each set of the positive and negative outputs are generated from a voltage split circuit of the Zener diode and a resistor from one single transformer winding with a 23-V voltage output. With the voltage split circuit, the transformer size and pin count are minimized, and a compact solution size is achieved (62 x 62 mm). The positive rail clamped by the Zener has a tight regulation tolerance, which ensures the fast turn-on of the IGBT. The negative rail helps to secure the IGBT turn-off by holding the gate-emitter voltage to a negative potential. The negative rail prevents spurious turn-ons induced by the high-voltage current swing in the high-power motor drive. The design features the LM5160 synchronous-buck converter configured as a Fly-Buck regulator. With the benefit of primary side regulation, the supply regulates the outputs without the opto-coupler or additional transformer winding. The LM5160 device has a wide $V_{\text{IN}}$ range of 4.5 V to 65 V and a 1.5-A output-current capability with integrated high-side and low-side MOSFETs. The input voltage of the design can be loosely regulated and the design is tested at an input range of 20 V to 30 V.

2.1 Design Requirements

The system-level requirements for this design include:

- A pulse-width modulation (PWM) controller and a topology that can work with a dc input voltage that is loosely regulated and helps to scale the output power, while driving high power IGBTs
- Isolated positive and negative rails that must be 15 V and –8 V to power the isolated gate driver and the gates of the IGBTs
- Continuous output power of at least 2 W to drive each IGBT
- Support of up to 6-A peak currents with an output voltage ripple of less than 200 mV

2.2 Topology Selection

The traditional isolated switched power topologies such as push-pull, flyback, and forward converters are widely used for the gate drive bias supply. The output regulation of these solutions often relies on either open-loop, fixed-duty cycle switching or a closed-loop control for the auxiliary winding feedback. The disadvantages of using an open-loop control are that the line and load transient responses are poor and the open-loop control requires the input DC voltage to be tightly regulated (or needs post-regulation, low drop-out voltages (LDOs)). For the auxiliary winding feedback method, the cross regulation between multiple outputs is not optimal; however, the Fly-Buck topology has the inherent primary-side regulation feature and can achieve isolated output regulation effortlessly. The cross-regulation performance is better overall between outputs. There are also benefits from a cost perspective to having one transformer generate all of the isolated rails to feed the gate driver. The requirements of the PWM controller and transformer are listed in Section 2.2.1 and Section 2.2.2.

2.2.1 PWM Controller Requirements

The PWM controller requires the following:

- Support for Fly-Buck topology
- Support for primary-side regulation
- Operation from a 24-V supply
2.2.2 Transformer Specifications (as per IEC61800-5-1)

The transformer requires the following:

- Four 23-V isolated outputs: one with 300 mA and three with 100 mA each
- Switching frequency = 250 kHz
- Isolation voltage:
  - Primary to secondary, 3600-V AC for 5 seconds
  - Secondary to secondary, 1800-V AC for 5 seconds
- Spacings:
  - Primary to secondary clearance = 8 mm
  - Secondary to secondary clearance = 5 mm
  - Creepage distance = 4 mm
- Basic insulation between windings

The above spacing, creepage, and impulse test voltages are determined by considering the basic isolation. If the drive architecture requires only functional isolation, the transformer can be redesigned. Lower levels of spacing and creepage values significantly reduce the size of the transformer.
3 Block Diagram

This reference design is intended for motor control, industrial inverters, and many other applications where IGBT drivers are used and should significantly help to reduce design time while meeting all of the design requirements. The design files include schematics, Bill of Materials (BOM), layer plots, Altium files, Gerber Files, and test results. The block diagram is shown in Figure 4.

Figure 4. System Block Diagram

4 Highlighted Products

This reference design features the LM5160 device (a wide input 65-V, 1.5-A synchronous buck and Fly-Buck converter), which is selected based on the design requirements and device specifications. For more information, view the product folder LM5160.

4.1 Component Selection

The LM5160 is a 65-V, 1.5-A synchronous step-down converter with integrated high-side and low-side MOSFETs. The constant-on-time control scheme does not require loop compensation and supports high step-down ratios with a fast transient response. An internal feedback amplifier maintains ±1% of output voltage regulation over the entire operating temperature range. The on-time varies inversely with input voltage resulting in a nearly constant switching frequency.
4.2 Fly-Buck Converter Operation

The primary goal of this design is to provide a high-performance, cost-effective, and easy-to-design isolated power supply solution for the IGBT gate drive bias power. The Fly-Buck is basically a buck regulator with couple windings added to the inductor. The coupled windings can generate isolated outputs. The physical appearance of the Fly-Buck resembles a combination of a buck and flyback converter, hence the name Fly-Buck (Figure 5). The operation on the primary side is similar to the buck, while the secondary side output is clamped by the primary output. The Fly-Buck operation in a switching cycle can be divided into on-time and off-time, as Figure 6 illustrates.

![Figure 5. From Buck to Fly-Buck](image)

![Figure 6. The Fly-Buck in ON and OFF time](image)

During $T_{ON}$, the rectifier diode is in reverse bias, so the secondary side is cut off from the primary. The primary side operates similarly as it does in a buck regulator; the transformer primary current rises linearly. The primary output voltage is $V_{pri} = D \times V_{in}$. During $T_{OFF}$, the diode is forward biased and conducts. The current can flow in the primary and secondary side simultaneously; however, the magnetizing current in the transformer is still in the triangle waveform, which can be calculated as the combination of the primary and secondary winding current as defined by Equation 3:

$$i_m = i_{pri} + N \times i_{sec} \tag{3}$$
The primary side output clamps the secondary output voltage, \( V_{SEC} = N \times V_{PRI} \). View the steady-state operation waveforms of a Fly-Buck in Figure 7.

\[
\Delta i_m = \frac{V_{pri}}{L_{pri}} \times \frac{1 - D}{f_{sw}}
\]

Equation 4

where
- \( L_{pri} \) = Primary inductance.
- \( D = \frac{T_{ON}}{T_{ON} + T_{OFF}} \) = Duty cycle.
- \( f_{sw} \) = Switching frequency.

Equation 5 calculates the peak current of the primary side as:

\[
i_{(peak)} = i_m + \frac{1}{2} \Delta i_m = i_{opr} + (N \times i_{osec}) + \frac{1}{2} \Delta i_m
\]

Equation 5

where
- \( i_{opr} \) = Average primary output current.
- \( i_{osec} \) = Average secondary output current.

If multiple outputs are involved, each secondary output must be converted to the primary side by multiplying the corresponding turns ratio—Equation 5 is still applicable.
4.3 Circuit Design

4.3.1 Setting Primary Side Output Voltage

Figure 8 shows that the primary-side regulation (PSR) of the Fly-Buck topology is realized through the coupled winding of the transformer, as the primary output clamps the secondary outputs during duty off time. Setting the primary output is the first step in a Fly-Buck converter design. Having the duty cycle below 50% is optimal because the Fly-Buck secondary outputs transfer the energy in off-time; and having a duty cycle too high affects the energy flow. Based on $V_{PRI} = D \times V_{IN}$, the primary side output is initially set at 10 V, which gives 50% of D at the minimum of $V_{IN} \approx 20$ V. Then the secondary-to-primary turns ratio of the transformer can be estimated as $N = V_{SEC} / V_{PRI} \approx 2.3$, and the primary-side average current at full-load is roughly $6 \times (N \times i_{sec}) = 1.38$ A, accounting for a 100-mA bias current each for a total of six IGBT drivers. Establishing these preliminary parameters provides a starting point and helps to guide through the sequential steps of the design. These parameters must be tuned and adjusted during the design process. In the final design, the primary output voltage is settled at 10.5 V as Figure 8 illustrates.

Figure 8. Primary Section of Schematic Showing LM5160

4.3.2 Transformer Design

The desirable transformer turns ratio is calculated based on the secondary-to-primary output ratio, which is 2.3:1. The rectifier diode forward voltage and winding data capture record (DCR) drop must be taken into account; therefore, the turns ratio is slightly higher than 2.3. The turns ratio also has a certain granularity limit subject to the actual winding turn count. To accommodate that granularity limit, adjust the primary output voltage accordingly.

The primary side inductance determines the current ripple in the transformer. The LM5160 device limits the peak current to approximately 2.1 A, and from the estimated 1.38-A average current level, there is plenty of ripple margin. The ripple must usually be limited to less than 60% of the average current. Equation 4 calculates the minimum required inductance at the max $V_{IN}$ condition, which gives $L_{pri} > 32$ µH.

The transformer used in this design is built with a PQ2020-core through-hole package by Wurth Elektronik, and the part number is 750315038. The transformer specification has a secondary-to-primary turns ratio of 2.33:1, and all four secondary windings have the same turn count. The primary inductance is 36.5 µH. Upon checking, the peak current is approximately 1.74 A (given by Equation 5) below the 2.1-A current limit.
4.3.3 Shutdown Function

The LM5160 has an under-voltage lock out (UVLO) pin for the low-voltage shutdown, which can be utilized as an enable function pin. External circuitry can be used to pull the UVLO pin to ground to shut down the operation of the power supply.

4.3.4 Generating Positive and Negative Bias for Gate- Driver

A single transformer winding in the design generates the positive and negative bias voltage rails. The total output voltage from the secondary winding is 23 V, and the 15 V and –8 V is obtained through a Zener diode and a resistor voltage split circuit. The 15-V Zener clamps the positive output from 15 V to the common ground. The resistor limits the current through the Zener from the ground to the –8-V rail. The split circuit requires balanced load currents to both outputs; otherwise, the output with a heavier load collapses. The static current in the resistor is the additional budget current that allow supply to the positive output, as the 15 V requires a few mA more of supply current to power the driver IC. This reference design uses a 511-Ω resistor, which gives the 15-V rail approximately 15-mA more current capacity than the –8-V rail.

The voltage split circuit is a compromise between the solution size and regulation. Using a separate winding for each output results in the best regulation and efficiency, but increases the size and pin count of the transformer. For the centralized-driver bias supply design, it is impractical to have eight windings for all eight outputs given the requirements of high-voltage insulation spacing. With the Zener diode, the 15-V rail can have a stable output with a tight regulation tolerance, which is important for the turn-on speed of high power IGBTs. For –8 V, using the resistor provides a larger variation margin, but the negative bias is less critical in terms of the level of accuracy. The purpose of the negative bias is to prevent a high dv/dt-induced false turn-on of the IGBT in motor drive and high-voltage inverter applications. As long as the negative bias has low enough potential, it can maintain the secure turn-off of an IGBT. Another benefit of the voltage split scheme is the flexibility of setting the positive and negative voltage levels. Unlike the separate winding method, the voltage split scheme does not restrain to the transformer turns ratio. The total winding voltage can be adjusted by changing the primary output, and a different combination of Zener and resistor can be used.

Figure 9 shows the secondary section of the schematic.
Figure 9. Secondary Section of the Schematic
4.3.5 Single Transformer for Powering All Three IGBT Arms

The Fly-Buck design uses only one transformer to power all three arms (U, V, and W) of the three-phase inverter. Each top-side IGBT requires an isolated bias supply for the driver, while the three bottom IGBTs can share the same bias, as these have common ground potential. Therefore, there are four pairs of positive and negative rails, (eight outputs in total), required to power the six IGBTs in three-phase bridge arms. Table 1 shows the configuration of the outputs.

Table 1. Outputs for Top and Bottom IGBTs (for all three arms)

<table>
<thead>
<tr>
<th>PHASE</th>
<th>FOR TOP IGBT</th>
<th>FOR BOTTOM IGBT</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td>VCC_U_T</td>
<td>VCC_B</td>
</tr>
<tr>
<td></td>
<td>VEE_U_T</td>
<td>VEE_B</td>
</tr>
<tr>
<td></td>
<td>REF_U_T</td>
<td>REF_B</td>
</tr>
<tr>
<td>V</td>
<td>VCC_V_T</td>
<td>VCC_B</td>
</tr>
<tr>
<td></td>
<td>VEE_V_T</td>
<td>VEE_B</td>
</tr>
<tr>
<td></td>
<td>REF_V_T</td>
<td>REF_B</td>
</tr>
<tr>
<td>W</td>
<td>VCC_W_T</td>
<td>VCC_B</td>
</tr>
<tr>
<td></td>
<td>VEE_W_T</td>
<td>VEE_B</td>
</tr>
<tr>
<td></td>
<td>REF_W_T</td>
<td>REF_B</td>
</tr>
</tbody>
</table>
5 Test Setup and Test Results

5.1 Start-Up Waveforms

The board is tested at both no-load and full-load conditions at a 24-V input. The four sets of outputs were monitored and ramped up at the same matching pace— for this reason, only VCC_B to VEE_B and VCC_U_T to VEE_U_T are shown here. In Figure 10, channel 3 (C3) in blue is the total voltage from VCC_B to VEE_B and channel 4 (C4) in green is the total voltage from VCC_U_T to VEE_U_T.

![Figure 10. Start-Up into (Left) No Load at 24 V_in and (Right) Full Load at 24-V_in](image)

The waveforms in Figure 11 show how the positive and negative rails ramp up during start-up. C3 (blue) is the VCC_B (15-V rail), and C4 (green) is the VEE_B (–8 V rail).

![Figure 11. VCC_B and VEE_B Start-Up into (Left) No Load at 24-V_in and (Right) Full Load at 24-V_in](image)
5.2 Switching Waveforms

The switch node voltage on the primary side is measured at no-load and full-load conditions at a 24-V input. Figure 12 shows the switching waveforms at no-load and full-load conditions.

![Figure 12. Switching Waveform at (Left) No Load at 24-V\textsubscript{IN} and (Right) Full Load at 24-V\textsubscript{IN}](image)

![Figure 13. U\textsubscript{T} Output Diode Voltage at Full load at 30-V\textsubscript{IN}](image)

![Figure 14. Bottom Output Diode Voltage at Full Load at 30-V\textsubscript{IN}](image)
5.3 Efficiency

The efficiency measurement was taken when all of the outputs were loaded at the same percentage current with respect to their full load. As Figure 15 shows, the peak efficiency reaches approximately 82% at full load.

![Figure 15. Total Efficiency Under Balanced Load](image)

5.4 Regulation and Cross-Regulation

The regulation under balanced load conditions was tested when all of the outputs were loaded with the same percentage of current with respect to their full load at different input voltage conditions. Because the U_T, V_T, and W_T set of outputs is symmetrical to each other, only the U_T output regulation is displayed.

The voltage between V\textsubscript{CC} and V\textsubscript{EE} was measured as a 23-V output, as the two outputs are from one single transformer winding. Figure 16 shows that the worst-case variation on the 23-V output under line and load change is below ±4%. A 15-V Zener diode clamps the V\textsubscript{CC} (15 V) outputs; therefore, the voltage level is fairly stable under all conditions. Alternatively, the V\textsubscript{EE} (–8 V) outputs endures all of the deviation from the total 23-V output, while still holding acceptable levels.

![Figure 16. V\textsubscript{CC} to V\textsubscript{EE} Output Regulation Under Balanced Load](image)
5.5 **Output Voltage Ripples**

The output ripples were measured directly at the output capacitors when all outputs were fully loaded. The input voltage was at 24 V. The U_T, V_T, and W_T outputs have matching ripple results due to their symmetrical structure, and only U_T is displayed. The scope shots in Figure 17, Figure 18, Figure 19, and Figure 20 are the corresponding output ripple waveforms in AC mode.

![Figure 17. VCC_U_T Output Ripple at Full Load at 24-V_in](image1)

![Figure 18. VEE_U_T Output Ripple at Full Load at 24-V_in](image2)

![Figure 19. VCC_B Output Ripple at Full Load at 24-V_in](image3)

![Figure 20. VEE_B Output Ripples at Full Load at 24-V_in](image4)
5.6 Testing With ISO5500 and IGBTs

To emulate the actual drive testing, this reference design is tested with TI’s ISO5500 evaluation modules (EVMs) along with 1200-V IGBTs. Six 16-kHz complementary PWM signals for IGBT gate driving are generated using the Piccolo LaunchPAD™ from TI. These PWM signals are fed to six ISO5500s (each connected to one 1200-V IGBT). Figure 21 shows that the IGBTs are connected in half-bridge form with a 1-kΩ load connected at the output. Figure 22 shows an image of the setup with all of the boards.

![Figure 21. Setup for Testing TIDA-00199 Design With TI’s ISO5500 and IGBTs](image)

![Figure 22. Board Setup Image](image)
The voltage ripple was measured when a 600-V voltage was applied to the IGBT arms and the ISO5500 boards were powered by this reference design board. Figure 23 and Figure 24 show the output ripple-voltage waveforms that meet the specifications of the reference design.

Figure 23. Ripple on 15-V Output (for $dv/dt = 5.6 \times 10^9$ V/s on the Output Load)

Figure 24. Ripple on –8-V Output (for $dv/dt = 5.6 \times 10^9$ V/s on the Output Load)
The current boost transistors (NPN and PNP) are used to boost the output current of the ISO5500 to drive the IGBTs. With a 6-A peak current while charging the internal capacitance of the IGBTs, the ripple on the $V_{CC}$ and $V_{EE}$ outputs of power supply are also measured. Figure 25 and Figure 26 show the same ripple on the outputs.

Figure 25. (A) Ripple on 15-V Output for 6-A Peak Load Current With IGBTs (B) Zoomed Waveforms

Figure 26. (A) Ripple on –8-V Output for 6-A Peak Load Current With IGBTs (B) Zoomed Waveforms
Figure 27. TIDA-00199 Schematic
# 6.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-00199](https://www.ti.com).

## Table 2. BOM

<table>
<thead>
<tr>
<th>QTY</th>
<th>REFERENCE</th>
<th>PART DESCRIPTION</th>
<th>MANUFACTURER</th>
<th>MANUFACTURER PART NUMBER</th>
<th>PCB FOOTPRINT</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>IPCB1</td>
<td>Printed Circuit Board</td>
<td>Any</td>
<td>TIDA-00199</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>C1, C10, C16, C21, C26</td>
<td>CAP, CERM, 10 µF, 50 V, ±10%, X7R, 1210</td>
<td>MuRata</td>
<td>GRM32ER71H106KA12L</td>
<td>1210</td>
<td>Fitted</td>
</tr>
<tr>
<td>9</td>
<td>C2, C9, C13, C15, C18, C20, C23, C25, C28</td>
<td>CAP, CERM, 0.1 µF, 50V, ±10%, X7R, 0603</td>
<td>TDK</td>
<td>C1608X7R1H104K</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>2</td>
<td>C3, C6</td>
<td>CAP, CERM, 0.01 µF, 50 V, ±10%, X7R, 0603</td>
<td>TDK</td>
<td>C1608X7R1H103K</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>12</td>
<td>C4, C7, C8, C11, C12, C14, C17, C19, C22, C24, C27, C42</td>
<td>CAP, CERM, 22 µF, 25 V, ±10%, X7R, 1210</td>
<td>MuRata</td>
<td>GRM32ER71E226KE15L</td>
<td>1210</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>C5</td>
<td>CAP, CERM, 1 µF, 25 V, ±10%, X7R, 0603</td>
<td>TDK</td>
<td>C1608X7R1E105K080AB</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>Cac</td>
<td>CAP, CERM, 1000 pF, 50 V, ±10%, X7R, 0603</td>
<td>TDK</td>
<td>C1608X7R1H102K</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>Cr</td>
<td>CAP, CERM, 0.01 µF, 50 V, ±10%, X7R, 0603</td>
<td>MuRata</td>
<td>GRM188R71H103KA01D</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>4</td>
<td>D1, D3, D5, D7</td>
<td>DIODE ZENER 15 V 550 mW SOD323F</td>
<td>NXP Semiconductors</td>
<td>BZX84J-B15,115</td>
<td>SOD-323F</td>
<td>Fitted</td>
</tr>
<tr>
<td>4</td>
<td>D2, D4, D6, D8</td>
<td>DIODE SBR 200 V 1 A POWERD123</td>
<td>Diodes Incorporated</td>
<td>SBR1U200P1-7</td>
<td>powerDI123</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>D9</td>
<td>Diode, Schottky, 45 V, 0.1 A, SOD-523</td>
<td>Diodes Inc.</td>
<td>SDM10U45-7-F</td>
<td>SOD-523</td>
<td>Fitted</td>
</tr>
<tr>
<td>2</td>
<td>GND2, Vin</td>
<td>Terminal, Turret, TH, Double</td>
<td>Keystone</td>
<td>1502-2</td>
<td>Keystone1502-2</td>
<td>Fitted</td>
</tr>
<tr>
<td>4</td>
<td>JB, JUT, JVT, JWT</td>
<td>Terminal Block, 6A, 3.5 mm Pitch, 3-Pos, TH</td>
<td>On-Shore Technology</td>
<td>ED555/3DS</td>
<td>TERM_BLK_ED555-3DS</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>R1</td>
<td>RES, 8.45 kΩ, 1%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW06038K45FKEA</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>R2</td>
<td>RES, 100 kΩ, 1%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW0603100FKKEA</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>R3</td>
<td>RES 453 kΩ 1/10 W 1% 0603 SMD</td>
<td>Panasonic Electronic Components</td>
<td>ERJ-3EKF4533V</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>4</td>
<td>R4, R5, R6, R7</td>
<td>RES, 511 Ω, 1%, 0.125 W, 0805</td>
<td>Vishay-Dale</td>
<td>CRCW0805511RFKEA</td>
<td>0805_HV</td>
<td>Fitted</td>
</tr>
<tr>
<td>2</td>
<td>Rfbb, Rr</td>
<td>RES, 20.5 kΩ, 1%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW060320K5FKEA</td>
<td>0603</td>
<td>Fitted</td>
</tr>
</tbody>
</table>
Table 2. BOM (continued)

<table>
<thead>
<tr>
<th>QTY</th>
<th>REFERENCE</th>
<th>PART DESCRIPTION</th>
<th>MANUFACTURER</th>
<th>MANUFACTURER PART NUMBER</th>
<th>PCB FOOTPRINT</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Rfbt</td>
<td>RES, 86.6 kΩ, 1%, 0.1 W, 0603</td>
<td>Vishay-Dale</td>
<td>CRCW060386K6FKEA</td>
<td>0603</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>SW</td>
<td>Test Point, Miniature, White, TH</td>
<td>Keystone</td>
<td>5002</td>
<td>Keystone5002</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>T1</td>
<td>Transformer, Thru-Hole, 36.5 µH, 1:2.33:2.33:2.33:2.33</td>
<td>Wurth Electronics Midcom</td>
<td>750315038</td>
<td>WURTH_750315038</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>U1</td>
<td>Wide Input 65 V, 1.5 A Synchronous Step-Down DC-DC Converter, DNT0012B</td>
<td>Texas Instruments</td>
<td>LM5160DNT</td>
<td>DNT0012B</td>
<td>Fitted</td>
</tr>
<tr>
<td>1</td>
<td>Vpri</td>
<td>Test Point, TH, Miniature, Red</td>
<td>Keystone</td>
<td>5000</td>
<td>Keystone5000</td>
<td>Fitted</td>
</tr>
<tr>
<td>0</td>
<td>FID1, FID2, FID3</td>
<td>Fiducial mark. There is nothing to buy or mount.</td>
<td>N/A</td>
<td>N/A</td>
<td>Fiducial10-20</td>
<td>Not Fitted</td>
</tr>
</tbody>
</table>
6.3 Layout Guidelines for LM5160

A proper layout is essential for optimum performance of the circuit. In particular, the following guidelines must be observed:

- The loop consisting of the input capacitor, $V_{IN}$, pin, and $P_{GND}$ pin carries the switching current. Therefore, the input capacitor must be placed close to the IC, directly across the $V_{IN}$ and $P_{GND}$ pins. The connections to these two pins must be direct to minimize the loop area. In general, it is not possible to place all of the input capacitances near the IC. A good practice is to use a 0.1 $\mu$F to 0.47 $\mu$F capacitor directly across the $V_{IN}$ and $P_{GND}$ pins as close as possible to the IC with the remaining bulk capacitor.

- The $V_{CC}$ and bootstrap (BST) bypass capacitors supply switching currents to the high and low-side gate drivers. These two capacitors must also be placed as close to the IC as possible, and the connecting trace length and loop area must be minimized.

- The feedback trace carries the output voltage information and a small ripple component that is necessary for proper operation of the LM5160 device. Therefore, take care while routing the feedback trace to avoid coupling any noise into the feedback (FB) pin. In particular, the feedback trace must not run close to magnetic components, or parallel to any other switching trace.

- SW trace: The SW node switches rapidly between $V_{IN}$ and GND every cycle and is therefore a source of noise. The SW node area must be minimized. In particular, the SW node must not be inadvertently connected to a copper plane or pour.

6.4 PCB Layout

Note that the total dimension of the board is 62 mm x 55 mm.
Figure 30. Top Layer

Figure 31. Midlayer 1

Figure 32. Midlayer 2

Figure 33. Bottom Layer

Figure 34. Bottom Solder Mask

Figure 35. Bottom Overlay
6.5 **Altium Project Files**

To download the Altium project files, see the design files at [TIDA-00199](#).

---

**Figure 36. Top Layer**

**Figure 37. Midlayer 1**

**Figure 38. Midlayer 2**

**Figure 39. Bottom Layer**
6.6 Gerber Files

To download the Gerber files, see the design files at TIDA-00199

Figure 40. Fabrication Drawing
6.7 Assembly Drawings

Figure 41. Top Assembly Drawing

Figure 42. Bottom Assembly Drawing

7 References


8 About the Author

**XIANG FANG** is an Applications Engineer at Texas Instruments where he is responsible for developing power solutions and reference designs. Xiang has been with TI since 2012 and has been involved in designing products for industrial and automotive applications. Xiang earned his PhD in Power Electronics at University of Central Florida in 2012.

**SANJAY PITHADIA** is a Systems Engineer at Texas Instruments where he is responsible for developing subsystem design solutions for the Industrial Motor Drive segment. Sanjay has been with TI since 2008 and has been involved in designing products related to Energy and Smart Grid. Sanjay brings to this role his experience in analog design, mixed signal design, industrial interfaces and power supplies. Sanjay earned his Bachelor of Technology in Electronics Engineering at VJTI, Mumbai.
## Revision History

### Changes from Original (December 2014) to A Revision

<table>
<thead>
<tr>
<th>Changes from Original</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Changed reference from Equation 1</td>
<td>9</td>
</tr>
<tr>
<td>Changed reference from Equation 2</td>
<td>9</td>
</tr>
</tbody>
</table>

**NOTE:** Page numbers for previous revisions may differ from page numbers in the current version.
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

**TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.**

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated