TI Designs – Precision: Verified Design
A High-Power High-Fidelity Headphone Amplifier for Current Output Audio DACs Reference Design

TI Designs—Precision
TI Designs – Precision are analog solutions created by TI’s analog experts. Verified Designs offer the theory, component selection, simulation, complete PCB schematic and layout, bill of materials (BOM), and measured performance of useful circuits. Circuit modifications that help to meet alternate design goals are also discussed.

Design Resources
- TIPD177: Design Folder
- TINA-TI: SPICE Simulator
- OPA1612: Product Folder
- OPA1622: Product Folder

Design Features
- THD+N of 0.000210% at 1 kHz While Driving a 16-Ω Load at 100 mW of Output Power
- THD+N of 0.000148% at 1 kHz While Driving a 32-Ω Load at 100 mW of Output Power
- Magnitude Variation of Only 0.0086 dB From 20 Hz to 20 kHz
- Phase Variation of Only 4.02º From 20 Hz to 20 kHz

Featured Applications
- Hi-Fi Smart Phones
- Headphone Amplifiers
- USB DAC
- Notebooks and Gaming Mother Boards
- Tablets

SoundPlus, TINA-TI are trademarks of Texas Instruments.
Amphenol Connex is a trademark of Amphenol Corporation.
Molex is a trademark of Associated Steel Co Inc.
B&F Fastener Supply is a trademark of B and F Fastener Supply Co.
Brady is a trademark of Brady Worldwide, Inc.
CUI Inc. is a trademark of CUI GLOBAL, INC.
Sullins Connector Solutions is a registered trademark of Digi-Key Corporation.
Vishay-Dale is a trademark of Mouser Electronics, Inc.
MuRata is a trademark of MuRata Manufacturing Co Ltd.
Onshore Technology is a trademark of Onshore Technology Services, Inc.
Susumu Co Ltd is a trademark of Susumo Co., Ltd.
TDK is a trademark of TDK Corporation.
Yageo America is a trademark of Yageo Corporation.
1 Circuit Description

This circuit is designed to convert the differential output current of an audio digital-to-analog converter (DAC) into a single-ended voltage capable of driving low impedance headphones. Two op amps are used as transimpedance amplifiers which convert the DAC output current to a differential voltage. A difference amplifier then converts the differential voltage to single-ended. A high-power, high-fidelity two-channel audio op amp was used in the difference amplifier to directly drive stereo headphone loads at output powers > 100 mW.

2 Design Summary

The design requirements are:
- Supply voltage: ±5 V
- Supply current: < 20 mA for a full stereo output (< 10 mA per channel).

Table 1 lists the design goals and performance.

<table>
<thead>
<tr>
<th>GOAL</th>
<th>SIMULATED</th>
<th>MEASURED</th>
</tr>
</thead>
<tbody>
<tr>
<td>Magnitude Variation</td>
<td>0.01 dB</td>
<td>0.0105 dB</td>
</tr>
<tr>
<td>(20 Hz to 20 kHz)</td>
<td></td>
<td>0.0086 dB</td>
</tr>
<tr>
<td>Phase Variation</td>
<td>5.0°</td>
<td>4.02°</td>
</tr>
<tr>
<td>(20 Hz to 20 kHz)</td>
<td></td>
<td>4.02°</td>
</tr>
<tr>
<td>THD+N (1 kHz, 10 mW, 16 Ω and 32 Ω)</td>
<td>&lt; 0.001%</td>
<td>0.000240% (32 Ω)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.000340% (16 Ω)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.000350% (32 Ω)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.000496% (16 Ω)</td>
</tr>
<tr>
<td>THD+N (1 kHz, 100 mW, 16 Ω and 32 Ω)</td>
<td>&lt; 0.0005%</td>
<td>0.000076% (32 Ω)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.000108% (16 Ω)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.000148% (32 Ω)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.000210% (16 Ω)</td>
</tr>
<tr>
<td>Maximum Output Power</td>
<td>&gt; 100 mW</td>
<td>N/A</td>
</tr>
<tr>
<td>(Low Distortion Operation)</td>
<td></td>
<td>156 mW (32 Ω)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>124 mW (16 Ω)</td>
</tr>
</tbody>
</table>

Figure 1 shows the measured THD+N versus output power.
3 Theory of Operation

Many audio digital-to-analog converters (DACs) show improved linearity when used in the current output mode. These DACs provide a differential output current that varies with the input digital audio signal. A headphone output circuit must convert this differential current to a single-ended voltage signal capable of driving headphones at reasonable listening levels. A simplified schematic of the circuit used to accomplish this function is shown in Figure 2.

![Figure 2. Simplified Schematic of DAC Output Circuit](image)

Two transimpedance amplifiers are used to convert the differential output current from the audio DAC to a differential output voltage. Although the audio DAC has a current output, it is more accurately approximated by differential voltage sources with series resistances. There may also be an offset voltage when the DAC code is 0, represented by Vzero in Figure 2.

Once the differential output current from the DAC has been converted to a differential voltage by the transimpedance amplifiers, the differential voltage is converted to a single-ended voltage by the difference amplifier. The amplifier must also be capable of driving the headphone impedance.
3.1 Transimpedance Amplifiers

From a noise standpoint, the total DAC output circuit consists of two amplifier stages in series in the signal path. Figure 3 is a simplified block diagram of the signal path, with the two stages represented by amplifiers A₁ and A₂. Each amplifier has two gains: the gain applied to the input signal, Gₛ, and a noise gain, Gₙ, which is the gain applied to the amplifier’s intrinsic noise, en. The total signal gain of the circuit is the individual signal gains, Gₛ₁ and Gₛ₂, multiplied together.

![Figure 3. Symbolic Representation of Cascaded Amplifiers](image)

Determining the total noise of the circuit is not quite as simple. The output noise of amplifier A₁ is multiplied by the noise gain of amplifier A₁ and the signal gain amplifier A₂. Therefore, the total output noise is shown in Equation 1.

\[
en_r = \sqrt{(en_1 G_{N1} G_{S2})^2 + (en_2 G_{N2})^2}
\]  

(1)

Although the noise gain will always be equal to or greater than 1, the signal gain of an amplifier can be made less than 1. This offers an interesting opportunity to reduce the overall noise of the circuit. If the signal gain of the second stage can be made much less than 1, the amount of gain in the first stage can be maximized and the noise of the first stage amplifier dominates the total noise. For this reason, the gain of the transimpedance amplifiers should be as high as possible and the difference amplifier is configured for a signal gain less than one.

The appropriate gain of the transimpedance amplifiers is determined by the output current from the audio DAC and the output voltage swing capability of the op amp selected.

Figure 4 shows a simplified model of a popular audio DAC.

![Figure 4. Simplified Model of a Popular Audio D/A Converter](image)

In order to calculate the feedback resistors of the transimpedance amplifiers, the maximum ac output current from the DAC must be determined. For this analysis the contributions of the 1.65-V offset can be ignored. The peak single-ended output current is shown in Equation 2.

\[
i_{ec(\text{MAX})} = \frac{1.078 \text{ V}_{\text{RMS}} \times \sqrt{2}}{806} = 1.891467 \text{ mA}_{\text{P}}
\]  

(2)

The output voltage of a transimpedance amplifier is given in Equation 3.

\[
|V_{\text{OUT}}| = R_F |i_{\text{IN}}|
\]  

(3)
R<sub>F</sub> is the value of the feedback resistor of the transimpedance amplifier. The maximum value of R<sub>F</sub> is determined by the power supply voltages and the linear output swing of the op amp used. The linear output swing specification is normally given as a condition of the open loop gain measurement in the OPA161x SoundPlus™ High-Performance, Bipolar-Input Audio Operational Amplifiers datasheet (SBOS450), and listed in Table 2.

Table 2. Datasheet Conditions for Open Loop Gain Measurement Indicates the Linear Output Swing

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>A&lt;sub&gt;OL&lt;/sub&gt;</td>
<td>Open-loop voltage gain</td>
<td>(V–) + 0.2 V ≤ V&lt;sub&gt;O&lt;/sub&gt; ≤ (V+) – 0.2 V, R&lt;sub&gt;L&lt;/sub&gt; = 10 kΩ</td>
<td>114</td>
<td>130</td>
<td>dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V–) + 0.6 V ≤ V&lt;sub&gt;O&lt;/sub&gt; ≤ (V+) – 0.6 V, R&lt;sub&gt;L&lt;/sub&gt; = 2 kΩ</td>
<td>110</td>
<td>114</td>
<td>dB</td>
</tr>
</tbody>
</table>

For example, the op amp specified in Table 2 is able to maintain linear operation for output voltages within 600 mV of its power supplies for 2-kΩ loads. For ±5-V power supplies, the feedback resistor may be calculated as shown in Equation 4.

\[
R_F = \frac{V_{OUT(MAX)}}{I_{IN}} = \frac{5 \text{ V} - 0.6 \text{ V}}{1.891467 \text{ mA}} = 2326.24 \rightarrow 2.32 \text{ kΩ} \tag{4}
\]

A capacitor is required across the feedback resistor in order to compensate for parasitic capacitance at the inverting input of the amplifier. The capacitor also limits the amount of high-frequency noise from the amplifier or DAC that may be aliased into the audio bandwidth by other circuits.

The capacitance at the inverting input is not known, therefore, the capacitor value must be as large as possible without contributing significant phase shift within the audio band. A design goal for this circuit is less than –5°. If it is assumed that the transimpedance amplifier and difference amplifier stages contribute equally to this phase shift, then the phase shift from the transimpedance amplifiers must be set to –2.5° at 20 kHz. Knowing the phase shift at 20 kHz, allows the pole frequency to appear as shown in Equation 5.

\[
\theta = -\tan^{-1}\left(\frac{f}{f_P}\right) \rightarrow f_P = \frac{20000 \text{ Hz}}{\tan(2.5^\circ)} = 458075 \text{ Hz} \tag{5}
\]

The maximum feedback capacitance may be calculated using the pole frequency and the feedback resistor value as shown in Equation 6.

\[
C_F \leq \frac{1}{2\pi R_F f_P} \leq \frac{1}{2\pi R_F f_P} \leq \frac{1}{2\pi \left(\frac{2320}{458075 \text{ Hz}}\right)} \leq 149.75 \text{ pF} \rightarrow 100 \text{ pF} \tag{6}
\]
3.2 Bias Voltage

When the DAC output code is zero, there is still an output current due to the offset of the DAC. In Figure 2 a voltage, $V_{Bias}$, is applied to the non-inverting inputs of the transimpedance amplifiers to center their outputs at 0 V when the DAC code is zero. Figure 5 shows the effective circuit when the DAC output code is zero.

![Figure 5. Simplified Schematic for Bias Voltage Calculation (Single Amplifier Shown)](image)

The appropriate voltage for $V_{Bias}$ may be calculated from Equation 7.

$$V_{OUT} = 0\ V = V_{Bias}\left(1 + \frac{2320}{806}\right) - 1.65 \left(\frac{2320}{806}\right)$$

$$1.65\left(\frac{2320}{806}\right) = V_{Bias}$$

$$1.225 = V_{Bias}$$  \hspace{1cm} (7)

A resistor divider may be used to provide the bias voltage to the non-inverting inputs of the transimpedance amplifiers, as shown in Figure 6.

![Figure 6. Bias Voltage Circuit for Transimpedance Amplifier](image)
3.3 Difference Amplifier

The difference amplifier portion converts the differential output signal from the transimpedance amplifiers into a single-ended signal and attenuates it to proper amplitude for headphones, as shown in Figure 7.

![Figure 7. The Difference Amplifier Portion of the Output Circuit](image)

The amount of attenuation implemented in the difference amplifier is determined by the desired maximum output voltage level. Headphones used for portable applications typically have low impedances (16 Ω or 32 Ω) and therefore do not require high voltages to produce loud sounds. For example, to deliver 10 mW to 32-Ω headphones only requires an output voltage of 0.566 V RMS.

This output level suggests that the attenuation used in the difference amplifier must be large to achieve the best overall noise performance of the system. However, headphone outputs are often also used to interface portable electronics to larger audio systems through analog auxiliary inputs. Thus, the maximum output voltage is set to 2.2 V RMS. The attenuation in the difference amplifier is then calculated by dividing the output amplitude by the differential input amplitude.

A 3.3-V supply is assumed for the resistor divider. R7 and R8 may be calculated to provide the desired bias voltage, as shown in Equation 8.

\[
V_{\text{Bias}} = 1.225 \ V = 3.3 \ V \frac{R_8}{R_7 + R_8}
\]

\[
R_7 = 1.693878 \ R_8 \quad (8)
\]

A capacitor must be placed in parallel with R8 to prevent noise from the 3.3-V supply from entering the signal path. The corner frequency produced by capacitor C5 is shown in Equation 9.

\[
f_C = \frac{1}{2\pi (R_7 \parallel R_8) C_5} \quad (9)
\]

The corner frequency should be less than 20 Hz to attenuate supply noise within the audio bandwidth. C5 is then calculated, as shown in Equation 10.

\[
C_5 \geq \frac{1}{2\pi (R_7 \parallel R_8) f_C} \geq \frac{1}{2\pi (9243.182 \ \text{kΩ})(20 \ \text{Hz})} \geq 0.861 \ \mu\text{F} \quad (10)
\]

2.2 μF is selected as the value for C5. Larger capacitors may be used but they may require larger PCB footprints and will extend the start-up time of the circuit.
The full-scale differential input to the difference amplifier is shown in Equation 11.

\[
V_{\text{DIFF}} = 2 \times 1.078 \text{ V}_{\text{RMS}} \left( \frac{R_F}{R_{\text{OUT}}} \right) = 2 \times 1.078 \text{ V}_{\text{RMS}} \left( \frac{2320 \, \Omega}{806 \, \Omega} \right) = 6.206 \text{ V}_{\text{RMS}}
\]

(11)

\( R_F \) is the feedback resistor value used in the transimpedance amplifiers and \( R_{\text{OUT}} \) is the output resistance of the audio DAC. The attenuation factor is shown in Equation 12.

\[
A = \frac{V_{\text{OUT}}}{V_{\text{DIFF}}} = \frac{2.2 \, \text{V}_{\text{RMS}}}{6.206 \, \text{V}_{\text{RMS}}} = 0.3545 \, \frac{\text{V}}{\text{V}}
\]

(12)

The attenuation factor determines the ratio of resistor values used in the difference amplifier is shown in Equation 13.

\[
A = \frac{R_5}{R_3} = \frac{R_6}{R_4}
\]

(13)

These resistor values must be low enough to avoid introducing significant thermal noise, but high enough to not excessively load the transimpedance amplifier outputs. In laboratory testing, a value near 1.6 k\( \Omega \) for \( R_3 \) and \( R_4 \) yielded the best performance. \( R_5 \) and \( R_6 \) may thus be calculated, as shown in Equation 14.

\[
R_5, R_6 = 1.58 \, \text{k} \Omega \times A = 560.11 \Omega \rightarrow 560 \, \Omega
\]

(14)

Capacitors \( C_3 \) and \( C_4 \) are required to attenuate high frequency noise and may also assist in maintaining stability in the circuit under certain conditions. As mentioned in Section 3.1, the values of these capacitors are limited by the phase shift they contribute at audible frequencies. The pole frequency produced by capacitors \( C_3 \) and \( C_4 \) is shown in Equation 15.

\[
F_P = \frac{1}{2 \pi \left( R_5 + R_6 \right) \left( C_3 + C_4 \right)}
\]

(15)

By setting the pole frequency equal to the value calculated in Section 3.1, \( C_3 \) and \( C_4 \) may be calculated to meet the goals for phase shift at 20 kHz. See Equation 16.

\[
C_3, C_4 \leq \frac{1}{2 \pi R_5 F_P} \leq \frac{1}{2 \pi (560 \, \Omega) (458075 \, \text{Hz})} \leq 620.4 \, \text{pF} \rightarrow 560 \, \text{pF}
\]

(16)

560 pF was selected because as it is a readily-available denomination below the calculated value.
4 Component Selection

4.1 Resistors

The feedback resistors in the transimpedance amplifiers (R1, R2) as well as the resistors forming the difference amplifier (R3, R4, R5, R6) must be high tolerance 0.1% resistors for best performance. Choosing high tolerance resistors ensures that the output voltages of the transimpedance amplifiers are matched well. High tolerance resistors also maximize the common-mode rejection of the difference amplifier, which may reduce DC offset at the headphone output and cancel even harmonic distortion from the transimpedance amplifiers, or DAC.

4.2 Capacitors

All capacitors that may have a substantial signal voltage across them (C1, C2, C3, C4) must be C0G/NP0 type ceramics. Other types of ceramic capacitors (X7R, X5R, and more) produce large amounts of distortion and degrade the performance of the circuit. See reference one and two in Section 11 for more information on this effect.

4.3 Amplifiers

Dual op amps in QFN packages are selected for this design for simplicity of implementation and to minimize the solution size. Dual op amps allow the two sets of transimpedance amplifiers and the stereo difference amplifier to be in the same packages. A quad op amp may further reduce the total solution cost and size, but there are fewer devices to choose from. The minimum requirements for all dual op amps in this circuit are a maximum supply voltage greater than 10 V, and power supply current of less than 5 mA per channel. The audio op amps that meet these requirements are listed in Table 3.

Table 3. Dual Audio Op Amps That Meet Power Supply Voltage and Current Design Requirements

<table>
<thead>
<tr>
<th>OP AMP</th>
<th>MAXIMUM SUPPLY VOLTAGE</th>
<th>SUPPLY CURRENT PER CHANNEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA1612</td>
<td>36 V</td>
<td>3.6 mA</td>
</tr>
<tr>
<td>OPA1602</td>
<td>36 V</td>
<td>2.6 mA</td>
</tr>
<tr>
<td>OPA1622</td>
<td>36 V</td>
<td>2.6 mA</td>
</tr>
<tr>
<td>OPA1652</td>
<td>36 V</td>
<td>2.0 mA</td>
</tr>
<tr>
<td>OPA1662</td>
<td>36 V</td>
<td>1.4 mA</td>
</tr>
<tr>
<td>LME49725</td>
<td>36 V</td>
<td>3.0 mA</td>
</tr>
<tr>
<td>LME49723</td>
<td>36 V</td>
<td>3.4 mA</td>
</tr>
</tbody>
</table>
4.3.1 Transimpedance Amplifiers

The amount of gain in the transimpedance amplifiers is limited by the op amp’s linear swing to its power supply rails. A value of 0.6 V was used in Section 3.1 to calculate the feedback resistor value. As listed in Table 4, four audio op amps meet the basic requirements for the circuit and are able to linearly swing to 0.6 V from the power supplies.

<table>
<thead>
<tr>
<th>OP AMP</th>
<th>LINEAR SWING TO RAIL</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA1612</td>
<td>0.6 V</td>
</tr>
<tr>
<td>OPA1602</td>
<td>0.6 V</td>
</tr>
<tr>
<td>OPA1622</td>
<td>0.6 V</td>
</tr>
<tr>
<td>OPA1662</td>
<td>0.6 V</td>
</tr>
<tr>
<td>OPA1652</td>
<td>0.8 V</td>
</tr>
<tr>
<td>LME49725</td>
<td>&gt; 1 V</td>
</tr>
<tr>
<td>LME49723</td>
<td>&gt; 1 V</td>
</tr>
</tbody>
</table>

The second requirement for the transimpedance amplifiers is low noise in order to preserve extremely high audio fidelity. Unlike other transimpedance amplifier applications, the source impedance is rather low, being the parallel combination of the 830 ohm DAC output resistors and the 2.37-kΩ feedback resistors ($R_S = 830 \ || 2.37k = 614.7 \ \Omega$). Furthermore, the feedback resistor is larger than the source resistance, resulting in a noise gain greater than 1, as shown in Equation 17.

$$G_{\text{Noise}} = 1 + \frac{R_F}{R_1} = 1 + \frac{2.37 \ \text{k}\Omega}{830 \ \Omega} = 3.855$$  \hspace{1cm} (17)

The source impedance and noise gain both indicate that the input voltage noise, rather than the input current noise, is the dominant factor in the total output noise. Comparing the input voltage noise of the four op amps from Table 4, which met the linear output swing requirement shows that the OPA1612 has the lowest voltage noise and is selected for the transimpedance amplifier. Table 5 lists the input voltage noise of audio amps which met the output swing requirement.

<table>
<thead>
<tr>
<th>OP AMP</th>
<th>INPUT VOLTAGE NOISE</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA1612</td>
<td>1.1 nV / \sqrt{Hz}</td>
</tr>
<tr>
<td>OPA1602</td>
<td>2.5 nV / \sqrt{Hz}</td>
</tr>
<tr>
<td>OPA1622</td>
<td>2.8 nV / \sqrt{Hz}</td>
</tr>
<tr>
<td>OPA1662</td>
<td>3.3 nV / \sqrt{Hz}</td>
</tr>
</tbody>
</table>
4.3.2 Output Difference Amplifier

The most difficult requirement for the output difference op amp is to maintain low distortion at output current levels above those usually found in small signal design. Table 1 contains the design requirement of THD+N < 0.001% (–100 dB) for an output power of 10 mW and < 0.0005% (–106 dB) for an output power of 100 mW into 16-Ω and 32-Ω loads. The design requirement is more difficult to meet into a 16-Ω load because the output current is larger. To deliver 100 mW to a 16-Ω load, the headphone circuit must output what is shown in Equation 18.

\[
I_{\text{OUT}} = \sqrt{\frac{P_{\text{OUT}}}{R_L}} = \sqrt{\frac{100 \text{ mW}}{16}} = 79 \text{ mA}_{\text{RMS}}
\]

(18)

From the amplifiers listed in Table 5, the OPA1622 is the only device that delivers the required output current to support 100 mW into a 16-Ω load. While many datasheets for audio op amps only characterize the THD+N performance for higher load impedances, the OPA161x SoundPlus™ High-Performance, Bipolar-Input Audio Operational Amplifiers datasheet (SBOS450) also includes performance information with 16-Ω and 32-Ω loads. The THD+N versus output voltage graph from the OPA161x SoundPlus™ High-Performance, Bipolar-Input Audio Operational Amplifiers datasheet (SBOS450) application circuit is shown in Figure 8. Output levels of 1.265 V_{\text{RMS}} and 1.789 V_{\text{RMS}} are required to produce 100 mW into 16-Ω and 32-Ω loads, respectively. Figure 8 shows a THD+N near –119 dB (0.0002%) for 16 loads and near –120 dB (0.00001%) for 32-Ω loads at the required output levels.

![Figure 8. THD+N versus Output Voltage From The OPA1622 Datasheet Application Circuit](image)

The results in Figure 8 do not include the additional noise from the rest of the circuit, and must be used only to verify that the OPA1622 is a good candidate to provide low distortion audio performance at the required output power levels.
5 Simulation

The simulation schematic shown in Figure 9 is used for the noise and transfer function simulations. The audio DAC is represented on the left of the schematic in a blue rectangle. For many analyses in TINA-TI™ only a single input signal source can be accommodated, therefore a voltage controlled voltage source (VCVS) with a gain of 1 allows the DAC output voltage to be differential without requiring two voltage sources.

Figure 9. TINA-TI Simulation Schematic for Transfer Function, Transient, and Noise Analysis
5.1 Transfer Function

An AC transfer characteristic analysis was used to determine the magnitude and phase response of the circuit. At 20 kHz, the magnitude response was down −0.0105dB and the phase had deviated −4.02 degrees. These results satisfy the design goals listed in Section 2.

Figure 10 shows the circuit magnitude and phase response plotted using an AC transfer characteristic simulation.

Figure 10. Circuit Magnitude and Phase Response Plotted Using an AC Transfer Characteristic Simulation
5.2 Transient Response

A transient simulation was run with a 1 kHz full-scale sine-wave input of $\pm 1.078 \, V_{\text{RMS}}$ (1.525 $V_{\text{PP}}$). As desired the transimpedance stages swing roughly 4.4 $V_p$ and stay 0.6 $V$ away from the supplies for best linearity performance. The output stage produces the desired 2.2 $V_{\text{RMS}}$ (3.111 $V_{\text{PP}}$) output level.

Figure 11 shows the circuit magnitude and phase response plotted using an AC transfer characteristic simulation.

![Figure 11. Circuit Magnitude and Phase Response Plotted Using an AC Transfer Characteristic Simulation](image-url)
5.3 Noise

The total output noise was integrated over an 80-kHz bandwidth using the noise analysis function of TINA-TI. The predicted RMS noise voltage was 1.36 $\mu V_{RMS}$ for a 22-kHz bandwidth and 2.58 $\mu V_{RMS}$ for an 80-kHz bandwidth, as shown in Figure 12.

![Figure 12. TINA-TI Total Noise Simulation Showing 1.36 $\mu V_{RMS}$ Noise in a 22-kHz Bandwidth](image)

Using the RMS noise voltage, the noise contribution to the THD+N figure may be calculated for different output levels using Equation 19.

$$\text{THD}_N (\%) = 100 \times \frac{V_n^2}{V_f^2}$$

(19)
$V_n$ is the RMS noise voltage and $V_f$ is the RMS voltage of the fundamental. The calculated THD+N results in the noise-dominated region are listed in Table 6 and Table 7 using the 22-kHz noise level of 1.36 $\mu V_{\text{RMS}}$.

**Table 6. Predicted Noise-Dominated THD+N Values for 10 mW of Output Power into 16-$\Omega$ and 32-$\Omega$ Loads**

<table>
<thead>
<tr>
<th>LOAD IMPEDANCE</th>
<th>OUTPUT VOLTAGE AT 10 mW</th>
<th>PREDICTED THD+N (NOISE DOMINATED)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16 $\Omega$</td>
<td>0.4 $V_{\text{RMS}}$</td>
<td>0.00034%</td>
</tr>
<tr>
<td>32 $\Omega$</td>
<td>0.566 $V_{\text{RMS}}$</td>
<td>0.00024%</td>
</tr>
</tbody>
</table>

**Table 7. Predicted Noise-Dominated THD+N Values for 100 mW of Output Power Into 16-$\Omega$ and 32-$\Omega$ Loads**

<table>
<thead>
<tr>
<th>LOAD IMPEDANCE</th>
<th>OUTPUT VOLTAGE AT 100 mW</th>
<th>PREDICTED THD+N (NOISE DOMINATED)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16 $\Omega$</td>
<td>1.265 $V_{\text{RMS}}$</td>
<td>0.000108%</td>
</tr>
<tr>
<td>32 $\Omega$</td>
<td>1.789 $V_{\text{RMS}}$</td>
<td>0.000076%</td>
</tr>
</tbody>
</table>
5.4 Circuit Stability

The TINA-TI simulation schematic used to test the stability of the difference amplifier is shown in Figure 13. The feedback loop of the difference amplifier (U2) is broken by inductor LT and a signal is injected by voltage source VG1 through capacitor CT. The loop-gain (\(A_{ol}\)) and loop-gain phase margin are measured at the AoIB voltage probe. A network of passive components (labeled headphone impedance approximation) is used to simulate the impedance of many headphones at high frequencies. The inductance of the driver voice coils in the headphones combined with the inductance and capacitance of the cord forms a resonance typically at 1.0 to 1.5 MHz, which may cause stability problems. The effect of the headphones impedance must be accounted for in the design of the circuit.

Figure 13. TINA-TI Simulation Schematic to Determine the Phase Margin of the Headphone Amplifier
The phase margin of the circuit is determined by performing an AC transfer characteristic simulation and measuring the phase at the loop closure point (0 dB). The phase margin of amplifier U2A is 52.06º, with the simulated headphone load, indicating stable operation, as shown in Figure 14.

Figure 14. Magnitude and Phase Response of the Difference Amplifier Loop
6 Design Files

6.1 PCB Design

The PCB schematic can be found in Appendix A.

6.1.1 PCB Layout

A four-layer PCB was used for this design to achieve the best thermal performance while handling the large currents associated with the > 100 mW stereo headphone output power requirement. Solid GND planes were used on mid-layer 2 and the bottom layer to provide a low impedance path for the GND return currents to exit the PCB. A solid plane connected to V– was included on mid-layer 1 to act as a heat-sink for the OPA1612 and OPA1622 op amps which feature PowerPADs connected to V–.

The trace lengths in the difference amplifier must be carefully considered in the circuit layout. Recall from Section 4.1 that 0.1% resistors were selected in order to maximize the common-mode rejection of the difference amplifier and improve the overall performance of the circuit. The traces used to route signals between these resistors also add resistance, which can degrade the matching between resistors. To maximize circuit performance, the traces from the outputs of the transimpedance amplifier to the difference amplifier should be kept as short as possible and, ideally, of equal length.

Figure 15 shows the top layer (left) and bottom layer (right) of the PCB.

![Figure 15. Top Layer (Left) and Bottom Layer (Right) of the PCB](image-url)
Figure 16 shows the mid layer 1 (left) and mid layer 2 (right) of the PCB.

Figure 16. Mid Layer 1 (Left) and Mid Layer 2 (Right) of the PCB
7 Verification and Measured Performance

The output of a low-distortion audio analyzer is passed to an OPA1632 fully-differential amplifier in order add a 1.65-V common-mode voltage to the signal. Using the OPA1632 simulates the audio DAC output used for the design calculations. 825-Ω resistors in series with the outputs of the OPA1632 also mimic the DAC output impedance. By operating the OPA1632 in a signal gain of less than 1, some of the noise from the audio analyzer is attenuated, improving the measurement noise floor.

Figure 17 shows a circuit to adjust the common-mode voltage and output impedance of an audio analyzer.

Figure 17. A Circuit to Adjust the Common-Mode Voltage and Output Impedance of an Audio Analyzer
7.1 Transfer Function

Magnitude Response and Output Impedance

The magnitude response of the headphone amplifier was measured over a bandwidth of 10 Hz to 100 kHz. At 20 kHz, the magnitude response was down 0.0088 dB, as shown in Figure 18.

![Figure 18. Magnitude Response of the Headphone Amplifier](image1)

Phase Response

The phase response was also measured over a bandwidth of 10 Hz to 100 kHz. At 20 kHz, the phase has deviated 4.02°, as shown in Figure 19.

![Figure 19. Phase Response of the Amplifier Circuit](image2)
### 7.2 THD+N versus Output Power

The THD+N versus output power level is shown in Figure 20 for a 1-kHz signal. The receiver bandwidth was set to 22 kHz. For 100 mW of output power, the THD+N is 0.000148% into a 32.4-Ω load, and 0.000210% into a 16.2-Ω load. For 10 mW of output power, the THD+N is 0.000350% into a 32.4-Ω load, and 0.000496% into a 16.2-Ω load.

![Figure 20. Measured THD+N versus Output Power (1-kHz Signal)](image)

The maximum output power for both the 32-Ω and 16-Ω loads was limited by the maximum output current of the circuit. The maximum power into a 32-Ω load is limited to 156 mW with a THD+N of 0.000131% (–117.62 dB). The maximum power into a 16-Ω load is limited to 124 mW with a THD+N of 0.00035% (–109.14 dB).

The constant downward slope of the THD+N versus output power graph indicates that the noise of the circuit is the dominant factor in the THD+N calculation. Therefore, the degraded THD+N measurement for a 16.2-Ω load is not due to additional loading causing distortion. Rather, the smaller output signal voltage required to deliver 10 mW into a 16.2-Ω load degrades the signal-to-noise ratio. Also, at these extremely low THD+N levels, the noise of the audio analyzer used for the measurement effects the result.
7.3  THD + N versus Frequency

The THD+N was measured from 20 Hz to 20 kHz at several different output power levels into 32.4-Ω and 16.2-Ω loads with a measurement bandwidth of 80 kHz. At high frequencies, the measurement slightly degrades due to the declining open loop gain of the op amp. Figure 21 displays the results with 150 mW of output power into a 32.4-Ω load. At 20 kHz, the THD+N is 0.00055% (–105.19 dB).

Figure 21. THD+N versus Frequency Graph for 150-mW of Output Power

Figure 22 shows the results for 100 mW of output power for 32.4-Ω and 16.2-Ω loads. At 20 kHz, the THD+N is 0.00037% (–108.64 dB) for a 32.4-Ω load and 0.00135% (–97.39 dB) for 16.2-Ω loads.

Figure 22. THD+N versus Frequency Graph for 100 mW of Output Power
Figure 23 shows the results for 10 mW of output power for 32.4-Ω and 16.2-Ω loads. At 20 kHz, the THD+N is 0.00072% (–102.85 dB) for a 32.4-Ω load and 0.00115% (–98.79 dB) for 16.2-Ω loads.
### 7.4 Output Spectrum

Figure 24 and Figure 25 are Fast Fourier Transforms (FFTs) of the output signal when delivering 10 mW at 1 kHz to 32-Ω and 16-Ω loads. Plots such as these are useful for determining which harmonics are largest, which may impact the sound quality perceived by the listener. For the 32.4-Ω load, the 2nd and 3rd harmonics are of similar magnitude, –141.4 dBc (0.0000085%) and –141.9 dBc (0.000008%), respectively. Spurs visible in the spectrum at frequencies below 1 kHz are due to 60-Hz mains interference.

![Figure 24. Output Spectrum of a 10-mW, 1-kHz, Sine Wave Into a 32.4-Ω Load](image)

When the load impedance is decreased to 16.2 Ω, the 2nd harmonic becomes the dominant harmonic with a level of –139.3 dBc (0.0000108%).

![Figure 25. Output Spectrum of a 10-mW, 1-kHz, Sine Wave Into a 16.2-Ω Load](image)
Figure 26 and Figure 27 show the output spectrum for a 1-kHz, 100-mW output signal into 32 Ω and 16-Ω loads. The 3rd harmonic is the dominant harmonic for the 32-Ω load at –132.2 dBc (0.000025%). The second harmonic is at –136.3 dBc (0.000015%). Additional higher-order harmonics become visible compared with the 10-mW output, but this is largely because the noise floor is lower with the higher output amplitude used to create the 100-mW output power.

For the 16.2-Ω load, the 3rd harmonic is dominant with the 4th and 5th harmonics at similar levels. The 3rd is at –125.2 dBc (0.000055%). The 4th harmonic is at –128.8 dBc (0.000036%), and the 5th harmonic is at –128.5 dBc (0.000038%). The output current required to produce the 100-mW output into the 16.2-Ω loads begins to cause some output clipping, which results in the additional higher order harmonics observed compared with the 100 mW, 32-Ω output spectrum.
### 7.5 Verification With Real Headphones

Real headphones are not a resistive load. Over the operating frequency range their impedance may shift between inductive, capacitive, and resistive behavior. This impedance is also modulated by the cone movement and so at any instant in time the impedance of the driver depends on where the voice coil is in its range of motion. The end result is that the current drawn by headphones is not sinusoidal and will produce distortion for headphone amplifier circuits with non-zero output impedance[3]. Therefore, the performance of a headphone amplifier circuit must also be verified using real headphones as a load instead of resistors. A pair of over-the-ear headphones with a 32-Ω nominal impedance were used for testing in this section.

The THD+N was re-measured for increasing output power as shown in Figure 28. At 100 mW, the THD+N is 0.000144%, which is essentially unchanged from the results in Figure 20.

![Figure 28. Measured THD+N versus Output Power in 32-Ω Headphones (1-kHz Signal)](image-url)
In Figure 29, the THD+N over frequency was measured with 32-Ω headphones as a load. Above 200 Hz, the results are unchanged from Figure 23. However, at low frequencies the THD+N increases for the 100-mW and 150-mW output powers. The increase in THD+N is because at low frequencies the cone motion of the drivers in the headphones is much larger. Therefore, the current waveform in the headphones is much less sinusoidal. Because the output impedance of the headphone circuit is non-zero, the headphone current will produce some distortion. This effect is much larger in headphone amplifiers which have a resistor in series with the output.

Figure 29. THD+N versus Frequency Graph for 10 mW, 100 mW, and 150 mW of Output Power

Figure 30 shows the output spectrum of a 10-mW, 1-kHz, sine wave into 32-Ω headphones. The 2nd harmonic remained the dominant harmonic at –141.4 dBc (0.0000085%), which is slightly lower than it was with the resistive load results shown in Figure 24. The 3rd harmonic is slightly higher in magnitude than the Figure 24 results at –141.9 dBc (0.000008%).

Figure 30. Output Spectrum of a 10-mW, 1-kHz, Sine Wave Into 32-Ω Headphones
Figure 31 shows the output spectrum of a 100-mW, 1-kHz, sine wave into the 32-Ω headphones. The 3rd harmonic matched the results in Figure 26 and was the dominant harmonic at –132.2 dBc (0.000025%). Similar to the results in Figure 30, the 2nd harmonic slightly improved to –137.2 dBc (0.000014%).

Figure 31. Output Spectrum of a 100-mW, 1-kHz, Sine Wave Into 32-Ω Headphones
8 Modifications

A number of modifications can be performed to this design to reduce cost, adjust audio performance, decrease power consumption, or change the output power. For example, the OPA1652 is available in the same 3-mm×3-mm SON-8 package as the OPA1612, and the OPA1652 may be used in the transimpedance amplifier stage for lower total power consumption and significantly reduced solution cost, but with slightly reduced audio performance.

8.1 THD+N versus Output Power

The performance of the OPA1652+OPA1622 solution was measured for comparison purposes to the original solution. Figure 32 shows the THD+N versus output power measured for a 1-kHz fundamental in a 22-kHz measurement bandwidth.

![Figure 32. Measured THD+N versus Output Power (1-kHz Signal)](image)

Table 8 compares the measured performance of the OPA1652 solution to the original version using the OPA1612. There is an approximately a 3-dB degradation in THD+N due to the higher voltage noise of the OPA1652 at the majority of the comparison points. Maximum output power is the same for both circuits because it is limited by the output amplifier (OPA1622), not the transimpedance amplifier.

<table>
<thead>
<tr>
<th>TEST CONDITION</th>
<th>OPA1652 + OPA1622</th>
<th>OPA1612 + OPA1622</th>
</tr>
</thead>
<tbody>
<tr>
<td>10 mW (16.2-Ω load)</td>
<td>0.00065% (~103.7 dB)</td>
<td>0.000496% (~106.1 dB)</td>
</tr>
<tr>
<td>10 mW (32.4-Ω load)</td>
<td>0.00046% (~106.7 dB)</td>
<td>0.00035% (~109.1 dB)</td>
</tr>
<tr>
<td>100 mW (16.2-Ω load)</td>
<td>0.00029% (~110.75 dB)</td>
<td>0.00021% (~113.6 dB)</td>
</tr>
<tr>
<td>100 mW (32.4-Ω load)</td>
<td>0.0002% (~113.98 dB)</td>
<td>0.000148% (~116.6 dB)</td>
</tr>
<tr>
<td>124 mW (16.2-Ω load)</td>
<td>0.00035% (~109.1 dB)</td>
<td>0.00035% (~109.1 dB)</td>
</tr>
<tr>
<td>156 mW (32.4-Ω load)</td>
<td>0.00021% (~113.6 dB)</td>
<td>0.000131% (~117.62 dB)</td>
</tr>
</tbody>
</table>
### 8.2 THD+N versus Frequency

The THD+N was measured from 20 Hz to 20 kHz at several different output power levels into 32.4-Ω and 16.2-Ω loads with a measurement bandwidth of 80 kHz. Figure 33 displays the results for a 150-mW output power into a 32.4-Ω load. At 20 kHz, the THD+N is 0.00186% (–94.6 dB).

![Figure 33. THD+N versus Frequency for 150-mW of Output Power Into a 32.4-Ω Load](image)

Figure 34 shows the results for 100 mW of output power for 32.4-Ω and 16.2-Ω loads. At 20 kHz, the THD+N is 0.0013% (–97.7 dB) for a 32.4-Ω load and 0.0022% (–93.15 dB) for 16.2-Ω loads.

![Figure 34. THD+N versus Frequency Graph for 100-mW Output Power](image)
Figure 35 shows the results for 10 mW of output power for 32.4-Ω and 16.2-Ω loads. At 20 kHz, the THD+N is 0.0026% (−91.7 dB) for a 32.4-Ω load and 0.00297% (−90.53 dB) for 16.2-Ω loads.

Figure 35. THD+N versus Frequency Graph for 10-mW Output Power
8.3 Output Spectrum

Figure 36 and Figure 37 are Fast Fourier Transforms (FFTs) of the output signal when delivering 10 mW at 1 kHz to 32-Ω and 16-Ω loads. For the 32.4-Ω load, the second and third harmonics are of similar magnitude, –122.8 dBc (0.000085%) and –122.3 dBc (0.000077%), respectively. Spurs visible in the spectrum at frequencies below 1 kHz are due to 60-Hz mains interference.

When the load impedance is decreased to 16.2 Ω, the second harmonic becomes the dominant harmonic with a level of –118.6 dBc (0.000117%).

---

Figure 36. Output Spectrum of a 10-mW, 1-kHz, Sine Wave Into a 32.4-Ω Load

Figure 37. Output Spectrum of a 10-mW, 1-kHz, Sine Wave Into a 16.2-Ω Load
Figure 38 and Figure 39 show the output spectrum for a 1-kHz, 100-mW output signal into 32-Ω and 16-Ω loads. The second harmonic is the dominant harmonic for the 32-Ω load at –123.6 dBc (0.000066%). The third harmonic is at –125.4 dBc (0.000054%). Additional higher-order harmonics become visible compared with the 10-mW output.

Figure 38. Output Spectrum of a 100-mW, 1-kHz, Sine Wave Into a 32.4-Ω Load

For the 16.2-Ω load, the second harmonic is dominant with the third, fourth, and fifth harmonics at similar levels. The second harmonic is at –120.3 dBc (0.000097%).

Figure 39. Output Spectrum of a 100-mW, 1-kHz, Sine Wave Into a 16.2-Ω Load
## Bill of Materials

To download the bill of materials (BOM), see the design files at [TIPD177](#).

### Table 9. BOM

<table>
<thead>
<tr>
<th>ITEM</th>
<th>DESIGNATOR</th>
<th>QTY</th>
<th>VALUE</th>
<th>PART NUMBER</th>
<th>MANUFACTURER</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>C1, C2, C12, C13</td>
<td>4</td>
<td>100 pF</td>
<td>GRM1885C1H101JA01D</td>
<td>MuRata™</td>
<td>CAP, CERM, 100 pF, 50 V, ± 5%, C0G/NP0, 0603</td>
</tr>
<tr>
<td>2</td>
<td>C3, C4, C14, C15</td>
<td>4</td>
<td>560 pF</td>
<td>GRM1885C1H561JA01D</td>
<td>MuRata</td>
<td>CAP, CERM, 560 pF, 50 V, ± 5%, C0G/NP0, 0603</td>
</tr>
<tr>
<td>3</td>
<td>C5</td>
<td>1</td>
<td>2.2 µF</td>
<td>GRM316R61E225KA12D</td>
<td>MuRata</td>
<td>CAP, CERM, 2.2 µF, 25 V, ± 0%, X5R, 1206</td>
</tr>
<tr>
<td>4</td>
<td>C6, C7</td>
<td>2</td>
<td>10 µF</td>
<td>C3216X5R1C106M</td>
<td>TDK™</td>
<td>CAP, CERM, 10 µF, 16 V, ± 20%, X5R, 1206</td>
</tr>
<tr>
<td>5</td>
<td>C8 – C11, C16, C17</td>
<td>6</td>
<td>0.1 µF</td>
<td>GRM188R71H104KA93D</td>
<td>MuRata</td>
<td>CAP, CERM, 0.1 µF, 50 V, ± 10%, X7R, 0603</td>
</tr>
<tr>
<td>6</td>
<td>H1 – H4</td>
<td>4</td>
<td></td>
<td>NY PMS 440 0025 PH</td>
<td>B&amp;F Fastener Supply™</td>
<td>Machine Screw, Round, #4-40 × 1/4, Nylon, Philips panhead</td>
</tr>
<tr>
<td>7</td>
<td>H5 – H8</td>
<td>4</td>
<td></td>
<td>1902C</td>
<td>Keystone</td>
<td>Standoff, Hex, 0.5&quot; #4-40 Nylon</td>
</tr>
<tr>
<td>8</td>
<td>J1</td>
<td>1</td>
<td></td>
<td>39544-3004</td>
<td>Molex™</td>
<td>Terminal Block, 4 × 1, 5.08 mm, TH</td>
</tr>
<tr>
<td>9</td>
<td>J2</td>
<td>1</td>
<td></td>
<td>5-146261-1</td>
<td>TE Connectivity</td>
<td>Header, 100 mil, 2 × 1, Gold, TH</td>
</tr>
<tr>
<td>10</td>
<td>J3, J8</td>
<td>2</td>
<td></td>
<td>PBC03SAAN</td>
<td>Sullins Connector Solutions®</td>
<td>Header, 100 mil, 3 × 1, Gold, TH</td>
</tr>
<tr>
<td>11</td>
<td>J4, J7</td>
<td>2</td>
<td></td>
<td>112404</td>
<td>Amphenol Connex™</td>
<td>Connector, TH, BNC</td>
</tr>
<tr>
<td>12</td>
<td>J5</td>
<td>1</td>
<td></td>
<td>ED555/3DS</td>
<td>Onshore Technology™</td>
<td>Terminal Block, 3.5 mm Pitch, 3 × 1, TH</td>
</tr>
<tr>
<td>13</td>
<td>J6</td>
<td>1</td>
<td></td>
<td>SJ-3523-SMT</td>
<td>CUI Inc.™</td>
<td>Audio Jack, 3.5 mm, Stereo, R/A, SMT</td>
</tr>
<tr>
<td>14</td>
<td>LBL1</td>
<td>1</td>
<td></td>
<td>THT-14-423-10</td>
<td>Brady™</td>
<td>Thermal Transfer Printable Labels, 0.650&quot; W × 0.200&quot; H - 10,000 per roll</td>
</tr>
<tr>
<td>15</td>
<td>R1, R2, R13, R14</td>
<td>4</td>
<td>2.32 k</td>
<td>RT0603BRD072K32L</td>
<td>Yageo America™</td>
<td>RES, 2.32 k, 0.1%, 0.1 W, 0603</td>
</tr>
<tr>
<td>16</td>
<td>R3, R4, R15, R16</td>
<td>4</td>
<td>1.58 k</td>
<td>RT0603BRD071K58L</td>
<td>Yageo America</td>
<td>RES, 1.58 k, 0.1%, 0.1 W, 0603</td>
</tr>
<tr>
<td>17</td>
<td>R5, R6, R17, R18</td>
<td>4</td>
<td>560 k</td>
<td>RG1608P-561-B-T5</td>
<td>Susumu Co Ltd™</td>
<td>RES, 560, 0.1%, 0.1 W, 0603</td>
</tr>
<tr>
<td>18</td>
<td>R7</td>
<td>1</td>
<td>24.9 k</td>
<td>RT0603BRD072K9L</td>
<td>Yageo America</td>
<td>RES, 24.9 k, 0.1%, 0.1 W, 0603</td>
</tr>
<tr>
<td>19</td>
<td>R8</td>
<td>1</td>
<td>14.7 k</td>
<td>RT0603BRD071K7L</td>
<td>Yageo America</td>
<td>RES, 14.7 k, 0.1%, 0.1 W, 0603</td>
</tr>
<tr>
<td>20</td>
<td>R9 – R12, R19 – R22</td>
<td>8</td>
<td>0</td>
<td>CRCW060300000Z0EA</td>
<td>Vishay-Dale™</td>
<td>RES, 0, 5%, 0.1 W, 0603</td>
</tr>
</tbody>
</table>
10 Software Files

To download the software files, see the design files at TIDP177.

11 References


12 About the Authors

JOHN CALDWELL is a systems engineer with TI Precision Analog, where he develops operational amplifiers for audio applications. He specializes in precision circuit design for sensors, low-noise design and measurement, and electromagnetic interference issues. He received his MSEE and BSEE from Virginia Tech with a research focus on biomedical electronics and instrumentation. Prior to joining TI in 2010, John worked at Danaher Motion and Ball Aerospace.

COLLIN WELLS is an applications engineer in the Precision Analog group at TI where he supports industrial products and applications. Collin received his BSEE from the University of Texas, Dallas.
Appendix A

A.1 Electrical Schematic

Figure 40 shows the electrical schematic.
# Revision C History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from B Revision (September 2016) to C Revision

<table>
<thead>
<tr>
<th>Changes</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Changed Section 8 introduction</td>
<td>31</td>
</tr>
<tr>
<td>Added Section 8.1</td>
<td>31</td>
</tr>
<tr>
<td>Added Section 8.2</td>
<td>32</td>
</tr>
<tr>
<td>Added Section 8.3</td>
<td>34</td>
</tr>
</tbody>
</table>

## Revision B History

## Changes from A Revision (July 2016) to B Revision

<table>
<thead>
<tr>
<th>Changes</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Changed THD+N value from the incorrect 0.00148% to the correct 0.000148%</td>
<td>1</td>
</tr>
<tr>
<td>Changed goal of THD+N (1 kHz, 100 mW, 16 Ω and 32 Ω) from &lt; 0.005%</td>
<td>2</td>
</tr>
<tr>
<td>Added reference footnote</td>
<td>28</td>
</tr>
<tr>
<td>Changed link to <em>More About Understanding the Distortion Mechanism of High-K MLCCs</em></td>
<td>37</td>
</tr>
</tbody>
</table>

## Revision A History

## Changes from Original (December 2014) to A Revision

<table>
<thead>
<tr>
<th>Changes</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Deleted Circuit Description from front page and added as Section 1</td>
<td>1</td>
</tr>
<tr>
<td>Added OPA1622 to Design Resources</td>
<td>1</td>
</tr>
<tr>
<td>Added Design Features</td>
<td>1</td>
</tr>
<tr>
<td>Added Featured Applications</td>
<td>1</td>
</tr>
<tr>
<td>Added the &quot;THD + N (1 kHz, 100 mW, 16 Ω and 32 Ω)&quot; row to Table 1</td>
<td>2</td>
</tr>
<tr>
<td>Changed from &gt; 50 mW</td>
<td>2</td>
</tr>
<tr>
<td>Changed from &quot;55 mW (32 Ω), 51.7 mW (16 Ω)&quot;</td>
<td>2</td>
</tr>
<tr>
<td>Changed resistor value from 830 Ω to 806 Ω</td>
<td>4</td>
</tr>
<tr>
<td>Changed resistor value from 830 Ω to 806 Ω, changing the answer from 1.836 mA₉ to 1.891467 mA₉</td>
<td>4</td>
</tr>
<tr>
<td>Changed R₉ from 2370 Ω to 2320 Ω</td>
<td>5</td>
</tr>
<tr>
<td>Changed resistor values in Figure 5</td>
<td>6</td>
</tr>
<tr>
<td>Changed Vᵥ₁ᵥ₂ value from 1.222 to 1.225</td>
<td>6</td>
</tr>
<tr>
<td>Changed resistor values in Figure 6</td>
<td>6</td>
</tr>
<tr>
<td>Changed resistors from R14 and R16 to R7 and R8, respectively</td>
<td>7</td>
</tr>
<tr>
<td>Changed capacitor from C13 to C5</td>
<td>7</td>
</tr>
<tr>
<td>Changed resistors and capacitors featured in Figure 7</td>
<td>7</td>
</tr>
<tr>
<td>Changed Vᵥᵥᵥᵥᵥᵥ from 5.7108 Vᵥᵥᵥᵥᵥᵥ to 6.206 Vᵥᵥᵥᵥᵥᵥ</td>
<td>8</td>
</tr>
<tr>
<td>Changed A from 0.21503 V/V to 0.3545 V/V</td>
<td>8</td>
</tr>
<tr>
<td>Changed G₁, G₂ value from 820 pF to 560 pF</td>
<td>8</td>
</tr>
<tr>
<td>Deleted Section 2.4: Parallel Output Driver</td>
<td>8</td>
</tr>
<tr>
<td>Changed feedback resistors in transimpedance amplifiers (from &quot;R1, R9&quot; to &quot;R1, R2&quot;) and difference amplifier (from &quot;R2, R5, R7, R11&quot; to &quot;R3, R4, R5, R8&quot;)</td>
<td>9</td>
</tr>
<tr>
<td>Added OPA1622 to Table 3</td>
<td>9</td>
</tr>
<tr>
<td>Added OPA1622 to Table 4</td>
<td>10</td>
</tr>
<tr>
<td>Added OPA1622 to Table 5</td>
<td>10</td>
</tr>
<tr>
<td>Deleted Table 5: A comparison of the predicted THD+N(%) of several audio op amps</td>
<td>11</td>
</tr>
<tr>
<td>Changed magnitude response from −0.0095 dB to −0.0105 dB and phase deviation from −3.83 degrees to −4.02 degrees</td>
<td>13</td>
</tr>
<tr>
<td>Added Section 5.2: Transient Response</td>
<td>14</td>
</tr>
</tbody>
</table>
• Added predicted RMS noise voltage for a 22-kHz bandwidth ................................................................. 15
• Changed predicted RMS noise voltage for a 80-kHz bandwidth from 1.65 µV RMS to 2.58 µV RMS ......................................................... 15
• Changed Figure 12 to focus on the 22-kHz bandwidth instead of the 80-kHz bandwidth .......................................................... 15
• Changed predicted THD+N values for both load impedances................................................................................. 16
• Added Table 7: Predicted Noise-Dominated THD + N Values for 100 mW of Output Power Into 16 Ω and 32 Ω Loads . 16
• Changed Figure 14: Magnitude and Phase Response of the Difference Amplifier Loop ........................................ 18
• Deleted Section 4.4: Stability-Parallel Output Amplifier ......................................................................................... 18
• Added Mid Layer 1 (Left) and Mid Layer 2 (Right) of the PCB to Section 6.1.1 ............................................. 20
• Changed magnitude response from 0.007 dB to 0.0088 dB .................................................................................. 22
• Changed phase deviation from 4.06° to 4.02° .................................................................................................... 22
• Changed THD+N value from 0.00052% to 0.000350% for a 32.4-Ω load, and 0.00078% to 0.000496% for a 16.2-Ω load ........................................................................................................................................ 23
• Added “THD + N versus Frequency Graph for 150-mW of Output Power” and “THD + N versus Frequency Graph for 100 mW of Output Power” .................................................................................. 24
• Changed the 32.4-Ω load 2nd and 3rd harmonics from −124.37 dB and −125.05 dB to −141.4 dBc and −141.9 dBc .... 26
• Changed the 16.2-Ω load 2nd harmonic from −117.1 dB to −139.3 dBc................................................................. 26
• Added output spectrum for a 1-kHz, 100-mW output signal ...................................................................................... 27
• Added information of the output spectrum of a 100-mW, 1-kHz, sine wave and Figure 31 ................................. 30
• Added Collin Wells to Section 12 .................................................................................................................. 37
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated (‘TI’) reference designs are solely intended to assist designers (‘Designer(s)’) who are developing systems that incorporate TI products. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.

TI’s provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other information or services does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such reference designs or other items.

TI reserves the right to make corrections, enhancements, improvements and other changes to its reference designs and other items. Designer understands and agrees that Designer remains responsible for using its independent analysis, evaluation and judgment in designing Designer’s systems and products, and has full and exclusive responsibility to assure the safety of its products and compliance of its products (and of all TI products used in or for such Designer’s products) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any systems that include TI products, Designer will thoroughly test such systems and the functionality of such TI products as used in such systems. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

TI’s standard terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products. Additional terms may apply to the use or sale of other types of TI products and services.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.