**TI High Speed Designs: Verified Design**

**Clocking Solution for GSPS ADCs**

---

**TI High Speed Designs**

TI High Speed Designs are analog solutions created by TI's analog experts. Verified Designs offer the theory, component selection, simulation, complete PCB schematic & layout, bill of materials, and measured performance of useful circuits. Circuit modifications that help to meet alternate design goals are also discussed.

---

**Circuit Description**

The ADC12J4000EVM from Texas Instruments offers an example of a clocking solution for a Giga-sampling ADC. The ADC on this EVM can operate at a maximum sample rate of 4GHz, which is not easily generated by an IC with the required phase noise to show the true performance of this Giga sampling ADC.

This type of circuit may be used in wireless infrastructure, RF-sampling Software Defined Radio, Radar and LIDAR, Military Communications, and Test Equipment applications. The synthesizer circuit implemented on this EVM has programmable output dividers that can enable continuous frequency coverage from 300 MHz to 4.8 GHz.
1 Introduction

High speed data converters are sampling faster than ever before. One problem that arises from this is finding a suitable clock source that meets not only the sampling speed of these devices but offers very low jitter (phase noise) which will maximize the performance of the converter.

The ADC12J4000EVM is an evaluation module that allows for the evaluation of Texas Instruments’ ADC12J4000. The ADC12J4000 is a low power, 12-bit, 4-GSPS RF-sampling analog to digital converter (ADC) with a buffered analog input, integrated Digital Down Converter with programmable NCO and Decimation settings (including undecimated 12 bit ADC output) and features a JESD204B interface. A TRF3765 clock synthesizer is included on the EVM and can be configured to provide an ultra-low-jitter ADC clocking solution.

The TRF3765 is a wideband Integer-N/Fractional-N frequency synthesizer with an integrated, wideband voltage-controlled oscillator (VCO). Programmable output dividers enable continuous frequency coverage from 300 MHz to 4.8 GHz.

2 TRF3765 Features

The TRF3765 has four separate differential, open-collector RF outputs to allow multiple devices to be driven in parallel without the need of external splitters. In the case of the ADC12J4000 EVM, one output is used to drive the differential sampling clock inputs of the ADC.

Key features of the TRF3765 include:

- Output Frequencies: 300 MHz to 4.8 GHz
- Low-Noise VCO: –133 dBc/Hz
  (1-MHz Offset, f_{OUT} = 2.65 GHz)
- 13-/16-Bit Reference/Feedback Divider
- 25-Bit Fractional-N and Integer-N PLL
- Low RMS Jitter: 0.35 ps
- Input Reference Frequency Range:
  0.5 MHz to 350 MHz
- Programmable Output Divide-by-1/-2/-4/-8
- Four Differential LO Outputs
- External VCO Input with Programmable VCO On/Off Control
TRF3765 interface to the ADC12J4000

The TRF3765 clock output interface to the ADC12J4000 is shown in Figure 1.

![Figure 1. TRF3765 interface circuit to ADC12J4000](image)

The TRF3765 output buffers are open collector so external biasing is required. This is accomplished using pullup resistors to 3.3 volts. Capacitors and a ferrite bead are used to isolate the high speed clock lines from the 3.3 Volt power. The bypass caps and ferrite bead are chosen at a suitable value to provide isolation at the frequency of interest.

The 100 Ohm resistors are used to set the impedance to the device. In this reference design, the traces between the TRF3765 and the ADC are routed as100 Ohm differential impedance. The resistors and associated circuitry should be placed as close as possible to the TRF3765. More information regarding output termination can be found on the TI application note called “TRF3765 Output Terminations (SLWA070)”. 

Layout of the application board significantly impacts the analog performance of the TRF3765 device. Noise and high-speed signals should be prevented from leaking onto power-supply pins or analog signals. Follow these recommendations:

1. Place supply decoupling capacitors physically close to the device, on the same side of the board. Each supply pin should be isolated with a ferrite bead.
2. Maintain a continuous ground plane in the vicinity of the device and as return paths for all high-speed signal lines. Place reference plane vias or decoupling capacitors near any signal line reference transition.
3. The pad on the bottom of the device must be electrically grounded. Connect GND pins directly to the pad on the surface layer. Connect the GND pins and pad directly to surface ground where possible.
4. Power planes should not overlap each other or high-speed signal lines.
5. Isolate REF_IN routing from loop filter lines, control lines, and other high-speed lines.
The ADC input sampling clock must always be AC-coupled, so the only consideration here is the value of capacitor. The sampling clock is terminated by 100-Ω differential impedance, so the choice of capacitor determines the highpass cutoff frequency:

\[
f_c = \frac{1}{2\pi RC_{CLK}}
\]

where:

- \( R = 50 \, \Omega \)
- \( C_{CLK} = \) the capacitor value chosen

The example from the ADC12J4000EVM uses 4.7-nF caps, which results in a highpass \( f_c = 677 \, \text{kHz} \). Chose another value as long as it does not interfere with the sample clock frequency.

On the ADC12J4000EVM, the TRF3765 uses an external 100MHz oscillator as the input reference source. More information regarding the use of the reference input can be found in the TI application note called "TRF3765 REF_IN Impedance Application note (SLWA067)".

In cases where a single-ended clock is required, converting the signal to differential is necessary. TI recommends the Anaren B043QJ60100AHF which covers 400 MHz to 3000 MHz. When using a balun, the AC-coupling caps and balun should be placed as close as possible to the ADC.

Similar to the analog inputs, these clock signals are sensitive, high-speed signal and special care must be taken in order to avoid coupling the analog inputs or power planes into the sampling clock. One method of isolating the clock from the analog input is to place the clock driver as far away as possible from the analog input traces. On the ADC12J4000EVM, this is accomplished by placing the TRF3765 on the top side of the PCB and the ADC and the analog input traces on the bottom side.

4 TRF3765 Power

A clean power supply is critical to optimal phase noise performance of the synthesizer. The impact of the power supply is discussed in detail in the application report Supply Noise Effect on Oscillator Phase Noise (SLWA066). Linear power supplies (LDO’s) are the best sources available. Switching power supplies degrade inband phase noise by 10 dB compared to linear laboratory supplies. LDO regulators, such as the TI ultra-clean TPS74201, which are used on the TRF3765EVM, provide excellent performance.

5 Loop Filter Component Selection

The TRF3765 requires an external loop filter for proper operation. The loop filter design is critical for achieving low closed-loop phase noise. For this design the synthesizer is operating in Fractional-N mode with a PFD (phase frequency detector) frequency of TBD. The charge pump current is set to 1.95 mA to minimize noise. The loop filter component values are given in Table 1, referenced to designators in Figure 1.

<table>
<thead>
<tr>
<th>( F_{PFD} ) (MHz)</th>
<th>C1</th>
<th>C2</th>
<th>R5</th>
<th>C3</th>
<th>R6</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.6</td>
<td>47 pF</td>
<td>560 pF</td>
<td>10K</td>
<td>4.7 pF</td>
<td>4.99 K</td>
</tr>
</tbody>
</table>

Table 1. TRF3765 loop filter components

If there is a need to modify the PFD frequency or operational mode, then the loop filter may need to be modified. The Loop_Filter-CALC program available on the TI web can assist in determining the proper loop filter component values.
6 TRF3765 Performance at 4GHz

SPI communication is required for configuring the TRF3765 device. TI provides a Graphical User Interface (GUI) software program that allows the user to configure the TRF3765. To program the TRF3765 to generate a 4GHz output for the LO1 outputs, load the device registers shown below with the following settings:

0x9 0x3C1800A
0xB 0x000000
0xC 0x0400300
0xD 0x0EC74B4
0xE 0x2A38880
0xA 0x44500C8

With the TRF3765 configured with the register settings above and using external loop filter values per Table 1, the device provides a very low jitter output. Figure 2 is a phase noise plot from a TRF3765EVM with the register settings above and the loop filter configured per Table 1.

Figure 1. TRF3765 Output Phase Noise Plot
7 Results on TRF3765 clocking the ADC12J4000

The implementation of the TRF3765 clocking the ADC12J4000 at 4 GSPS shows nearly datasheet performance. In a simple test where a clean, filtered 350 MHz IF signal is fed into the ADC, the SNR showed ~54.7 dBFS, which is only a slight degradation from the 55 dBFS of the ADC12J4000 data sheet value using an ultra low noise signal generator for the clock. The SFDR is at 67.42 dBFS which matches the typical data sheet value of 67.4 dBFS.

In summary a very clean clock interface can be implemented using the TRF3765 to drive the device clock of a GSPS ADC.

---

Figure 2. FFT performance of the ADC12J4000 with TRF3765 clock interface
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated (“TI”) reference designs are solely intended to assist designers (“Buyers”) who are developing systems that incorporate TI semiconductor products (also referred to herein as “components”). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer’s systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used.

Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED “AS IS”. TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER’S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer’s safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer’s risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated