TI Designs

TI Designs provide the foundation that you need including methodology, testing, and design files to quickly evaluate and customize the system. TI Designs help you accelerate your time to market.

Design Resources

<table>
<thead>
<tr>
<th>Design Resource</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIDA-00400</td>
<td>Tool Folder Containing Design Files</td>
</tr>
<tr>
<td>LM5017</td>
<td>Product Folder</td>
</tr>
<tr>
<td>TPS70933</td>
<td>Product Folder</td>
</tr>
<tr>
<td>TPS70950</td>
<td>Product Folder</td>
</tr>
<tr>
<td>TPS7A4700</td>
<td>Product Folder</td>
</tr>
<tr>
<td>TPS7A3001</td>
<td>Product Folder</td>
</tr>
</tbody>
</table>

Design Features

- **Wide Input Voltage Range**: 18 V to 30 V (24-V Nominal)
  - Uses LM5017 Device Capable of 9- to 100-V Input Operation for Withstanding Transients and Surge Voltage
- **Non-Isolated Output**: 3.3 V With 50 mA
- **Three Isolated Outputs**:
  - +15 V With 30 mA
  - −15 V With 30 mA
  - +5 V With 40 mA
- Small Form Factor for Space Constraint IO Cards 51 x 51 x 8 mm (L x W x H)
- **Primary-Side Regulation**; No Need for Optocoupler; Increases Lifetime Reliability
- **Cost-Effective**; Lower Bill of Materials (BOM)

Featured Applications

- Programmable Logic Controllers (PLC) and Distributed Control System (DCS) IO Modules
- Isolated Power Supply for Test and Measurement

An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.
## 1 Introduction

Programmable logic controllers (PLC) and IO modules are widely used in factory automation. Currently, in the large scale automation sector, systems demand a number of IO channels on a single module with higher accuracy. The isolation is installed to break the ground loop to provide digital/analog signal isolation or channel-to-channel isolation to prevent noise interference from a common ground. The isolation can also be a mandatory safety standard to isolate the user from the hazardous voltage.

Figure 1 and Figure 2 show a typical factory automation digital and analog input module diagram.
In IO modules, isolation is increasingly popular due to improved performance to improve the long-term reliability of the whole system. Typical bus voltage in factory automation equipment ranges from 18 V to 30 V (24 V nominal). A supply powered from the bus voltage must provide two supplies to power the controller side circuit and field side circuit.

An isolated buck converter (Fly-Buck™) uses a synchronous buck converter with coupled inductor windings to create isolated outputs. Isolated converters utilizing Fly-Buck topology use a smaller transformer for an equivalent power transfer, as the transformer primary and secondary turns ratios are better matched. The requirement for an optocoupler or auxiliary winding is unnecessary as the secondary output closely tracks the primary output voltage, resulting in smaller solution size and cost.
Design Specification and Features

The TIDA-00400 reference design has the following specifications.

Electrical specifications:

- $V_{IN}$: 18 to 30-V DC
- $V_{OUT1}$: +15 V ±10% at 30 mA
- $V_{OUT2}$: −15 V ±10% at 30 mA
- $V_{OUT3}$: +5 V with 40 mA
- Non-isolated output: +3.3 V ±10% at 35 mA to 50 mA
- $P_{OUT}$ is approximately 1 W
- Total solution height: ≤ 8 mm
- Designed for IEC 61010-1 compliance (test voltage: 860-V AC)
3  System Block Diagram

Figure 3. Top Level Block Diagram

Non-Isolated

Isolated

+24 V

LM5017

LDO

TPS70933

+24 V

+5 V LDO

TPS7A1650

+15 V LDO

TPS7A4700

+5 V LDO

TPS7A3001

+5 V

+15 V

-15 V

Non-Isolated Isolated
4 Fly-Buck Converter Working

An isolated buck converter, also known as a Fly-Buck converter, is created by replacing the output filter inductor (L1) in a synchronous buck converter with a coupled inductor (X1) or flyback-type transformer, and rectifying the secondary winding voltage using a diode (D1) and a capacitor (C2). The topology can be extended to any number of isolated secondary outputs and can also be used to generate one or more inverting outputs.

Creating an isolated buck converter by modifying a synchronous buck converter:

The primary output voltage equation is identical to a buck converter, which the following Equation 1 shows:

\[ V_{OUT1} = \frac{T_{ON}}{T_{ON} + T_{OFF}} \times V_{IN} = D \times V_{IN} \]  

Equation 2 derives the secondary output voltage:

\[ V_{OUT1} = \left(\frac{N_2}{N_1}\right) \times V_{OUT1} - V_F \]

where
- \( V_F \) is the forward voltage drop of the secondary rectifier diode,
- \( N_1 \) is the number of turns in the primary windings,
- \( N_2 \) is the number of turns in the secondary windings.

The secondary output (\( V_{OUT2} \)) closely tracks the primary output voltage (\( V_{OUT1} \)) without the requirement for an additional transformer winding or an optocoupler for feedback across the isolation boundary.
In industrial systems, signals transmit from a variety of sensors to a central controller for processing and analysis. The power rails of ±15 V, +5 V, and +3.3 V are commonly used to power up the analog-to-digital converter (ADC), digital-to-analog converter (DAC), and other signal conditioning circuitry. The LM5017 is a synchronous buck regulator with integrated MOSFET. The LM5017 is configured in Fly-Buck topology to generate non-isolated +3.3 V and isolated +5 V, +15 V, and −15 V from 24-V DC. An isolated Fly-Buck converter uses coupled inductor windings to generate isolated outputs.
5 Circuit Design and Component Selection

5.1 Fly-Buck Converter

Design specifications:

- Input voltage: 18 to 30 VDC, +24 V (nominal)
- Isolated output voltage rails:
  - +19 V, 30 mA
  - −19 V, 30 mA
  - +6.5 V, 40 mA
- Non-isolated output: +3.3 V
- Switching frequency: 1 MHz

The non-isolated output voltage (\(V_{CC\_NON\_ISO}\)) is set by two external resistors (R1, R4).

The regulated output voltage calculates as such:

\[
V_{CC\_NON\_ISO} = 1.225 \times \left(1 + \frac{R4}{R1}\right) = 1.225 \times \left(1 + \frac{187 \, \text{k} \Omega}{27 \, \text{k} \Omega}\right) = 9.71 \, \text{V}
\]

As the LM5017 datasheet recommends, select the \(C8 = 1\, \mu\text{F}, 50\, \text{V}\). Similarly, select the \(C12 = 0.01\, \mu\text{F}, 50\, \text{V}\) capacitor.

As Equation 4 shows, the input capacitor \(C_{IN}\) must be large enough to limit the input voltage ripple

\[
C_{IN} \geq \frac{I_{OUT\_MAX}}{4 \times f \times \Delta V_{IN}}
\]

Choosing a \(\Delta V_{IN} = 0.5 \, \text{V}\) results in a minimum \(C_{IN} = 0.125 \, \mu\text{F}\). Select a standard value of 0.22 \(\mu\text{F}\) is selected. A larger bulk capacitor is usually required to suppress inductive spikes in the input voltage; select a 2.2 \(\mu\text{F}\) bulk capacitor in this case. The input capacitor must be rated for the maximum input voltage under all conditions.

Calculate the operating frequency can be calculated as the following Equation 5:

\[
F_{SW} = \frac{V_{OUT}}{10^{-10} \times R_{ON}}
\]

\[
R_{ON} = \frac{10 \, \text{V}}{10^{-10} \times 1 \, \text{MHz}}
\]

Under voltage lockout (UVLO) resistors RFB1 and RFB2 set the UVLO threshold and hysteresis according to the following relationship in Equation 6 and Equation 7:

\[
V_{IN\_HYS} = I_{HYS} \times R_{UV2}
\]

and

\[
V_{IN\_UVLO} = 1.225 \, \text{V} \times \left(\frac{R_{UV2}}{R_{UV1}} + 1\right)
\]

where:

\[
I_{HYS} = 20 \, \mu\text{A}
\]

Setting a UVLO hysteresis of 1.2 V and UVLO rising threshold of 17 V results in \(R_{UV1} = 4.87 \, \text{k}\Omega\) and \(R_{UV2} = 60.4 \, \text{k}\Omega\).
A coupled inductor or a Fly-Buck type transformer is required for this topology. Energy is transferred from primary to secondary when the synchronous switch of the buck is ON. Using the following Equation 8 for the peak inductor current, the maximum inductor current ripple that can be tolerated is given by:

\[ i_{L\_peak} = I_{OUT1} + \left( \frac{N2}{N1} \right) I_{OUT2} + \left( \frac{N3}{N1} \right) I_{OUT3} + \left( \frac{\Delta I_{L1}}{2} \right) \]

\[ \Delta I_{L1} = 2 \times \left( i_{L\_peak} - I_{OUT1} - \left( \frac{N2}{N1} \right) I_{OUT2} - \left( \frac{N3}{N1} \right) I_{OUT3} \right) \]

\[ \Delta I_{L1} = 2 \times (0 - 0.050 - 0.058 - 0.136) \]

\[ \Delta I_{L1} = 2 \times (0.329 - 0.050 - 0.058 - 0.135) \]

\[ \Delta I_{L1} = 0.172 \text{ A} \]

where

\[ i_{L\_peak} = I_{OUT} + \frac{\Delta I_{LMAX}}{2} \]

\[ i_{L\_peak} = 329 \text{ mA} \]

\[ L1 = \left( \frac{V_{IN\_MAX} - V_{OUT}}{\Delta I_{L1} \times f_{SW}} \right) \times \left( \frac{V_{OUT}}{V_{IN\_MAX}} \right) \]

\[ L1 = \left( \frac{30 \text{ V} - 9.91 \text{ V}}{0.172 \text{ A} \times 960 \text{ kHz}} \right) \times \left( \frac{9.91 \text{ V}}{30 \text{ V}} \right) \]

\[ L1 = 40.19 \mu\text{H} \]

A higher value for primary inductance maintains the high-side switch current below the minimum peak current limit. For this design, a 50-\muH value is selected for the primary inductance. For this chosen primary inductance, the primary inductor current ripple during T_{ON} is:

\[ \Delta I_{L1} = \left( \frac{V_{IN\_MAX} - V_{OUT}}{L1 \times f_{SW}} \right) \times \left( \frac{V_{OUT}}{V_{IN\_MAX}} \right) \]

\[ \Delta I_{L1} = \left( \frac{30 \text{ V} - 9.91 \text{ V}}{50 \mu\text{H} \times 960 \text{ kHz}} \right) \times \left( \frac{9.91 \text{ V}}{30 \text{ V}} \right) \]

\[ \Delta I_{L1} = 0.138 \text{ A} \]
Select a 1:1.935 and 1.55:1 turns ratio for the windings:

\[ V_{\text{OUT2}} = \left( \frac{N_2}{N_1} \right) \times V_{\text{OUT1}} \]

\[ V_{\text{OUT2}} = 1.935 \times 9.91 \text{ V} \]

\[ V_{\text{OUT2}} = +19.17 \text{ V} \]

similarly,

\[ V_{\text{OUT3}} = -19.17 \text{ V} \]

and,

\[ V_{\text{OUT4}} = +6.4 \text{ V} \]

For the rectifier diode, the voltage across the secondary diodes calculates to:

\[ V_{D2,3} = \left( \frac{N_2}{N_1} \right) V_{\text{IN}} \]

\[ V_{D2,3} = 58.05 \text{ V} \]

\[ V_{D4} = 20 \text{ V} \]

After considering safety margin, footprint, availability, and cost, the DFLS1200-7 Schottky diode was selected for a ±19-V winding and the PMEG6010CEH,115 Schottky diode was selected for a +6.4-V winding.

\[ C_{\text{OUT1}} \text{ is calculated as:} \]

\[ \Delta V_{\text{OUT}} = \frac{\Delta I_{\text{L1}}}{8 \times f \times C_{\text{OUT1}}} \]

\[ C_{\text{OUT1}} = \frac{\Delta I_{\text{L1}}}{8 \times f \times \Delta V_{\text{OUT}}} \]

\[ C_{\text{OUT1}} \approx 1 \mu\text{H} \]

The \( V_{\text{CC\_NON\_ISO}} \) supplies the TPS70933DBVT low-dropout (LDO) that generates the +3.3V\_NON\_ISO and is capable of delivering 20 mA of output current. The +3.3V\_NON\_ISO powers an electrically erasable programmable read-only memory (EEPROM) and two digital isolators.

**Selection of rectifier diode D2:**

The following Equation 16 shows the reverse bias voltage across D2 when the high-side buck switch is on:

\[ V_{D2} = \left( \frac{N_{\text{SEC}}}{N_{\text{PRI}}} \right) \times V_{\text{IN\_MAX}} = \left( \frac{1}{1.55} \right) \times 35 = 23 \text{ V} \]

With safety margins under consideration, the peak inverse voltage (PIV) of the secondary diode should be greater than 35 V, which is why this design uses the 60-V Schottky diode PMEG6010CEH,115.
The rectified output ($+V_{CC\_ISO}$) on the secondary side is calculated as:

$$+V_{CC\_ISO\_1} = \left( \frac{N_{sec1}}{N_{pri1}} \right) \times V_{CC\_NON\_ISO} - VFD = 6.71 - 0.3 = 6.41 \text{ V}$$

$$+V_{CC\_ISO\_2} = \left( \frac{N_{sec2}}{N_{pri}} \right) \times V_{CC\_NON\_ISO} - VFD = 13.1 - 0.5 = 12.51 \text{ V}$$

Refer to the LM5017 datasheet for instructions regarding device operation and the SNVA674 application note “AN-2292 - Designing an Isolated Buck (Flybuck) Converter” [1] for Fly-Buck converter design procedure and recommended printed circuit board (PCB) layout guidelines.

### 5.1.1 Non-Isolated +3.3 V

The TPS709xx are a series of devices that belong to a new family of next-generation voltage regulators. These devices consume low quiescent current and deliver excellent line and load transient performance. This performance, combined with low noise, very good power supply rejection ratio (PSRR) with little ($V_{IN} - V_{OUT}$) headroom, makes these devices ideal for radio frequency (RF) portable applications, current limit, and thermal protection. The TPS709xx are specified from –40°C to +125°C.

![Figure 7. Non-Isolated +3.3-V LDO](image)

**Design considerations for TPS7093:**

**Table 1. Design Specification and Key Design Parameters for TPS70933**

<table>
<thead>
<tr>
<th>SR. NO.</th>
<th>DESIGN SPECIFICATIONS AND KEY PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Input Voltage Range ($V_{IN}$)</td>
</tr>
<tr>
<td>2</td>
<td>Output Voltage ($V_{OUT}$)</td>
</tr>
<tr>
<td>3</td>
<td>Output current ($I_{OUT}$)</td>
</tr>
<tr>
<td>4</td>
<td>$V_{DO}$</td>
</tr>
<tr>
<td>5</td>
<td>Thermal shutdown at</td>
</tr>
<tr>
<td>6</td>
<td>$T_{J_MAX}$</td>
</tr>
<tr>
<td>7</td>
<td>$\theta_{ja}$ Junction-to-ambient thermal resistance</td>
</tr>
</tbody>
</table>
Input and output capacitors:
The TPS709xx devices are stable with output capacitors with the minimum capacitance of 1.5 μF for output voltages equal or greater than 1.5 V. The equivalent series resistance (ESR) of the output capacitor must be between 0 Ω and 0.2 Ω for stability. The effective capacitance is the minimum capacitance value of a capacitor after taking into account variations resulting from tolerances, temperature, and DC bias effects. TI recommends X5R or X7R-type ceramic capacitors for design because these capacitors have minimal variation in value and ESR over temperature. A 10-μF, 16-V X5R output capacitor is selected to satisfy the minimum output capacitance requirement with a 3.3-V DC.

Although an input capacitor is not required for stability, good design practice is to connect a 0.1-μF capacitor and a bulk capacitor of 1-μF capacitor from INPUT to GND. These capacitors counteract reactive input source and improve transient response, input ripple, and PSRR.

Thermal protection:
Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating. The TPS70933 internal protection circuitry is designed to protect against accidental overload conditions.

Power dissipation:
Power Dissipation, PD = \((V_{IN} - V_{OUT}) \times I_{mA}\)

\[ = (9.91 - 3.3) \times 50 \text{ mA} \]

\[ = 331 \text{ mW} \]

\[ T_J = T_{A\_MAX} + (\theta_{JA} \times PD) \]

\[ = 70 + (212.1 \times 330 \text{ mW}) \]

\[ = 139°C \]

\( T_J < T_{J\_IC} \), which means there is no required heatsink for the TPS70933 device.  \( \text{(18)} \)

The PCB thermal pads and area around the device that is free of other components move the heat from the device to ambient air. The copper plane and plated through-holes are used for the power connections to increase the effectiveness in removing heat from the TPS70933.

Refer to the TPS709xx datasheet for instructions regarding device operation and recommended PCB layout guidelines.
5.2 Post Isolated Regulators

5.2.1 +5-V Regulator

An isolated 5 V is generated using the TPS7A1650 linear regulator. The TPS7A1650 is an ultra-low power, LDO voltage regulator, which offers the benefits of ultra-low quiescent current, high input voltage, and miniaturized, high thermal-performance packaging.

The TPS7A1650 offers an enable pin (EN) compatible with standard CMOS logic and an integrated, open-drain, active-high, power-good (PG) output with a user-programmable delay. These pins are intended for use in microcontroller-based, battery-powered applications where power rail sequencing is required. The EN pin is connected to the \( V_{IN} \) pin.

**Figure 8. Isolated +5-V LDO**

### Design considerations for TPS7A1650:

<table>
<thead>
<tr>
<th>SR. NO.</th>
<th>DESIGN SPECIFICATIONS AND KEY PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Input Voltage Range (( V_{IN} ))</td>
</tr>
<tr>
<td>2</td>
<td>Output Voltage (( V_{OUT} ))</td>
</tr>
<tr>
<td>3</td>
<td>Output current (( I_{OUT} ))</td>
</tr>
<tr>
<td>4</td>
<td>( V_{DO} )</td>
</tr>
<tr>
<td>5</td>
<td>Thermal shutdown at ( T_J )</td>
</tr>
<tr>
<td>6</td>
<td>( T_{J_{MAX}} )</td>
</tr>
<tr>
<td>7</td>
<td>( \theta_{JA} ) Junction-to-ambient thermal resistance</td>
</tr>
</tbody>
</table>

**Table 2. Design Specification and Key Design Parameters for TPS7A1650**

### Input and output capacitors:

The TPS7A16 family of linear regulators achieve stability with a minimum input capacitance of 0.1 µF and an output capacitance of 2.2 µF. The 22-µF, X5R ceramic capacitor is connected to maximize AC performance and to achieve better stability over temperature.

An input capacitor is necessary if line transients are anticipated. In this design a 22-µF capacitor is connected at the input. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR.

### Thermal protection:

Thermal protection in the TPS7A1650 disables the output when the junction temperature rises to approximately +170°C, allowing the device to cool. When the junction temperature cools to approximately +150°C, the output circuitry is again enabled.
Power dissipation:

Power dissipation, \( PD = (V_{IN} - V_{OUT}) \times I_{OUT} \)

\[ = (6.5 - 5) \times 50 \text{ mA} = 75 \text{ mW} \]

\[ T_J = T_{A_{\text{MAX}}} + (\theta_{JA} \times PD) \]

\[ = 70 + (66.2 \times 75 \text{ mW}) = 74.97^\circ \text{C} \]

\( T_J < T_{J_{\text{IC}}}, \) which means there is no required heatsink for the TPS7A1650 device. (19)

Refer to the TPS7A1650 datasheet for instructions regarding device operation and recommended PCB layout guidelines.

5.2.2 +15-V Regulator

Notable features of the TPS7A4700 LDO include thermal and current limit shutdown protection, pin selectable output voltage, low dropout, and low noise (approximately 3.5 \( \mu \)V per \( \sqrt{\text{Hz}} \)). These features are critical to maximize system performance of operational amplifiers, ADCs, DACs, and other high-performance analog circuitry in critical applications such as high performance IO modules, medical, radio frequency (RF), and test-and-measurement. Output voltage is user-programmable (up to 20.5 V) using a PCB layout without the requirement of external resistors or feed-forward capacitors, which reduces the overall component count. The TPS7A4700 has a wide input voltage range from +3 V to 35 V. The TPS7A4700 device is capable of delivering up to 1 A to a dynamic load across the full recommended input and output voltage range of the LDO.

Figure 9. Isolated +15-V LDO

Design considerations for TPS7A4700:

Table 3. Design Specification and Key Design Parameters for TPS4700

<table>
<thead>
<tr>
<th>SR. NO.</th>
<th>DESIGN SPECIFICATIONS AND KEY PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Input Voltage Range (( V_{IN} ))</td>
</tr>
<tr>
<td>2</td>
<td>Output Voltage (( V_{OUT} ))</td>
</tr>
<tr>
<td>3</td>
<td>Output current (( I_{OUT} ))</td>
</tr>
<tr>
<td>4</td>
<td>( V_{DO} )</td>
</tr>
<tr>
<td>5</td>
<td>Thermal shutdown at</td>
</tr>
<tr>
<td>6</td>
<td>( T_{J_{\text{MAX}}} )</td>
</tr>
<tr>
<td>7</td>
<td>( \theta_{JA} ) Junction-to-ambient thermal resistance</td>
</tr>
</tbody>
</table>

\( +19 \text{-V DC} \)

\( +15 \text{ V (fixed)} \)

30 mA

450 mV

\( +170^\circ \text{C} \)

\( +150^\circ \text{C} \)

32.5°C/W
Input and output capacitors:
Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended for the TPS7A4700 device. TI recommends to apply a 50% derating of the nominal capacitance in the design. The 4.7-µF bulk input and 10-µF output capacitors are used for better transient load response and have no detrimental influence on the stability of the device.

Noise reduction capacitor:
The noise reduction capacitor (connected to the NR pin of the TPS7A4700 device), forms an RC filter for filtering out noise that the control loop might ordinarily amplify and appear on the output voltage. Larger capacitances, such as 1 µF, affect noise reduction at lower frequencies and also tend to further reduce noise at higher frequencies.

Thermal protection:
The TPS7A4700 device contains a thermal shutdown protection circuit to turn off the output current when excessive heat is dissipated in the LDO. Thermal shutdown occurs when the thermal junction temperature (T_J) of the main pass-FET exceeds 170°C (typical). Thermal shutdown hysteresis assures that the TPS7A4700 resets (turns on) when the temperature falls to 150°C (typical).

Power dissipation:
Power Dissipation, \( PD = (V_{IN} - V_{OUT}) \times I_{OUT} \)

\[ = (19 - 15) \times 30 \text{ mA} \]

\[ = 120 \text{ mW} \]

\[ T_J = T_{A\_MAX} + (\theta_{JA} \times PD) \]

\[ = 70 + (32.5 \times 120 \text{ mW}) \]

\[ = 73.9^\circ C \]

\( T_J < T_J IC \), which means there is no required heatsink for the TPS7A1650 device. (20)

Refer to the TPS7A4700 datasheet for instructions regarding device operation and recommended PCB layout guidelines.

5.2.3 -15-V Regulator
One of the primary TPS7A3001 applications is to provide ultralow noise voltage rails to high-performance analog circuitry to maximize system accuracy and precision.

The TPS7A4700 family of positive high-voltage linear regulators, in conjunction with its positive counterpart (the TPS7A3001 family of negative high voltage linear regulators), provides ultralow noise, positive and negative voltage rails for high-performance analog circuitry, such as operational amplifiers, ADCs, DACs, and audio amplifiers.

Because of the ultralow noise levels at high voltages, analog circuitry with high-voltage input supplies can be used. This characteristic of the TPS7A3001 allows for high-performance analog solutions to optimize the voltage range and maximize system accuracy.
Design considerations for the TPS7A3001:

Table 4. Design Specification and Key Design Parameters for TPS7A3001

<table>
<thead>
<tr>
<th>SR. NO.</th>
<th>DESIGN SPECIFICATIONS AND KEY PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Input Voltage Range ($V_{IN}$)</td>
</tr>
<tr>
<td>2</td>
<td>Output Voltage ($V_{OUT}$)</td>
</tr>
<tr>
<td>3</td>
<td>Output current ($I_{OUT}$)</td>
</tr>
<tr>
<td>4</td>
<td>$V_{DS}$</td>
</tr>
<tr>
<td>5</td>
<td>Thermal shutdown at</td>
</tr>
<tr>
<td>6</td>
<td>$T_{J,MAX}$</td>
</tr>
<tr>
<td>7</td>
<td>$θ_{JA}$ Junction-to-ambient thermal resistance</td>
</tr>
</tbody>
</table>

Input and output capacitors:
The TPS7A3001 device achieves stability with a minimum input and output capacitance of 2.2 μF; however, TI highly recommends using a 10-μF capacitor to maximize the AC performance.

Noise reduction capacitor:
The TPS7A3001 datasheet recommends using a 0.01-μF capacitor noise reduction (between $C_{NR/SS}$ and GND) and a bypass capacitor (from the FB pin to the OUT pin) to minimize noise and maximize the AC performance.

The noise reduction capacitor serves as a filter for the internal reference. By using a 0.01-μF noise reduction capacitor, the output noise is reduced by almost 80%. This capacitor greatly improves PSRR at lower frequencies for the band from 10 Hz to 200 kHz.

The low noise and high power supply rejection of the TPS7A3001 and TPS7A4700 devices make them a good choice for powering high-performance analog circuitry, such as operational amplifiers, ADCs, DACS, and audio amplifiers.

Thermal protection:
Similar to other LDOs, the TPS7A3001 contains a thermal shutdown protection circuit that turns off the output when excessive heat is dissipated in the LDO. Thermal shutdown occurs when the thermal junction temperature ($T_J$) of the main pass-FET exceeds 170°C (typical). Thermal shutdown hysteresis assures that the TPS7A3001 resets (turns on) when the temperature falls to 150°C (typical).
Feedback resistors:
Calculate R9 and R10 for any output voltage range by using the following formula from Equation 21:

\[ R10 = R9 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) \]  

Set a value for R9 = 10 kΩ:

\[ R10 = 10 \, \text{kΩ} \left( \frac{15 \, \text{V}}{1.179 \, \text{V}} - 1 \right) \]

\[ R10 = 117.23 \, \text{kΩ} \]  

(21)

Considering standard values R9 = 9.42 kΩ and R10 = 110 kΩ:

\[ V_{OUT} = \left( \frac{R10}{R9} \times V_{REF} \right) - 1 \]

\[ V_{OUT} = 14.98 \, \text{V} \]  

(22)

Power dissipation:
Power Dissipation, \( PD = (V_{IN} - V_{OUT}) \times I_{OUT} \)

\[ = (19 - 15) \times 30 \, \text{mA} \]

\[ = 120 \, \text{mW} \]

\[ T_J = T_{A,\text{MAX}} + (\theta_JA \times PD) \]

\[ = 70 + (55.09 \times 120 \, \text{mW}) \]

\[ = 76.6 \, ^\circ \text{C} \]  

(23)

(24)

\( T_J < T_J \text{ IC} \), which means there is no required heatsink for the TPS7A3001 device.

Refer to the TPS7A3001 datasheet for instructions regarding device operation and recommended PCB layout guidelines.
6 Test Results

6.1 Efficiency

The efficiency is calculated for all outputs; the load current is in increments of 10% intervals, as Figure 12 shows.

![Figure 12. Efficiency Graph](image-url)
### Table 5. Efficiency at \( V_{IN} = 18 \) V

<table>
<thead>
<tr>
<th>LOAD CURRENT (%)</th>
<th>( V_{OUT1} ) (V)</th>
<th>( V_{OUT2} ) (V)</th>
<th>( V_{OUT3} ) (V)</th>
<th>( I_{IN} ) (A)</th>
<th>( P_{IN} ) (W)</th>
<th>( P_{OUT1} ) (W)</th>
<th>( P_{OUT2} ) (W)</th>
<th>( P_{OUT TOTAL} ) (W)</th>
<th>EFFICIENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.024</td>
<td>0.432</td>
<td>0.092</td>
<td>0.020</td>
<td>0.111</td>
<td>25.81</td>
</tr>
<tr>
<td>20</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.031</td>
<td>0.558</td>
<td>0.183</td>
<td>0.040</td>
<td>0.223</td>
<td>39.96</td>
</tr>
<tr>
<td>30</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.038</td>
<td>0.684</td>
<td>0.275</td>
<td>0.060</td>
<td>0.334</td>
<td>48.89</td>
</tr>
<tr>
<td>40</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.044</td>
<td>0.792</td>
<td>0.366</td>
<td>0.080</td>
<td>0.446</td>
<td>56.29</td>
</tr>
<tr>
<td>50</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.052</td>
<td>0.936</td>
<td>0.458</td>
<td>0.100</td>
<td>0.557</td>
<td>59.55</td>
</tr>
<tr>
<td>60</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.059</td>
<td>1.062</td>
<td>0.549</td>
<td>0.120</td>
<td>0.669</td>
<td>62.99</td>
</tr>
<tr>
<td>70</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.067</td>
<td>1.206</td>
<td>0.641</td>
<td>0.139</td>
<td>0.780</td>
<td>64.67</td>
</tr>
<tr>
<td>80</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.074</td>
<td>1.332</td>
<td>0.733</td>
<td>0.160</td>
<td>0.892</td>
<td>66.98</td>
</tr>
<tr>
<td>90</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.081</td>
<td>1.458</td>
<td>0.824</td>
<td>0.179</td>
<td>1.003</td>
<td>68.81</td>
</tr>
<tr>
<td>100</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.088</td>
<td>1.584</td>
<td>0.916</td>
<td>0.199</td>
<td>1.115</td>
<td>70.38</td>
</tr>
</tbody>
</table>

### Table 6. Efficiency at \( V_{IN} = 24 \) V

<table>
<thead>
<tr>
<th>LOAD CURRENT (%)</th>
<th>( V_{OUT1} ) (V)</th>
<th>( V_{OUT2} ) (V)</th>
<th>( V_{OUT3} ) (V)</th>
<th>( I_{IN} ) (A)</th>
<th>( P_{IN} ) (W)</th>
<th>( P_{OUT1} ) (W)</th>
<th>( P_{OUT2} ) (W)</th>
<th>( P_{OUT TOTAL} ) (W)</th>
<th>EFFICIENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.021</td>
<td>0.504</td>
<td>0.091567</td>
<td>0.01992</td>
<td>0.111</td>
<td>22.12</td>
</tr>
<tr>
<td>20</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.025</td>
<td>0.6</td>
<td>0.183134</td>
<td>0.03984</td>
<td>0.223</td>
<td>37.16</td>
</tr>
<tr>
<td>30</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.03</td>
<td>0.72</td>
<td>0.274728</td>
<td>0.059712</td>
<td>0.334</td>
<td>46.45</td>
</tr>
<tr>
<td>40</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.035</td>
<td>0.84</td>
<td>0.366267</td>
<td>0.079553</td>
<td>0.446</td>
<td>53.07</td>
</tr>
<tr>
<td>50</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.041</td>
<td>0.984</td>
<td>0.457834</td>
<td>0.0996</td>
<td>0.557</td>
<td>56.65</td>
</tr>
<tr>
<td>60</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.047</td>
<td>1.128</td>
<td>0.549291</td>
<td>0.119712</td>
<td>0.669</td>
<td>59.31</td>
</tr>
<tr>
<td>70</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.052</td>
<td>1.248</td>
<td>0.640775</td>
<td>0.139107</td>
<td>0.780</td>
<td>62.49</td>
</tr>
<tr>
<td>80</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.057</td>
<td>1.368</td>
<td>0.732534</td>
<td>0.159616</td>
<td>0.892</td>
<td>65.22</td>
</tr>
<tr>
<td>90</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.062</td>
<td>1.488</td>
<td>0.824183</td>
<td>0.179137</td>
<td>1.003</td>
<td>67.43</td>
</tr>
<tr>
<td>100</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.067</td>
<td>1.608</td>
<td>0.915668</td>
<td>0.199201</td>
<td>1.115</td>
<td>69.33</td>
</tr>
</tbody>
</table>

### Table 7. Efficiency at \( V_{IN} = 30 \) V

<table>
<thead>
<tr>
<th>LOAD CURRENT (%)</th>
<th>( V_{OUT1} ) (V)</th>
<th>( V_{OUT2} ) (V)</th>
<th>( V_{OUT3} ) (V)</th>
<th>( I_{IN} ) (A)</th>
<th>( P_{IN} ) (W)</th>
<th>( P_{OUT1} ) (W)</th>
<th>( P_{OUT2} ) (W)</th>
<th>( P_{OUT TOTAL} ) (W)</th>
<th>EFFICIENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.018</td>
<td>0.54</td>
<td>0.091567</td>
<td>0.01992</td>
<td>0.111</td>
<td>20.65</td>
</tr>
<tr>
<td>20</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.022</td>
<td>0.66</td>
<td>0.183134</td>
<td>0.03984</td>
<td>0.223</td>
<td>33.78</td>
</tr>
<tr>
<td>30</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.026</td>
<td>0.78</td>
<td>0.274728</td>
<td>0.059712</td>
<td>0.334</td>
<td>42.88</td>
</tr>
<tr>
<td>40</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.031</td>
<td>0.93</td>
<td>0.366267</td>
<td>0.079553</td>
<td>0.446</td>
<td>47.94</td>
</tr>
<tr>
<td>50</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.035</td>
<td>1.05</td>
<td>0.457834</td>
<td>0.0996</td>
<td>0.557</td>
<td>53.09</td>
</tr>
<tr>
<td>60</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.039</td>
<td>1.17</td>
<td>0.549291</td>
<td>0.119712</td>
<td>0.669</td>
<td>57.18</td>
</tr>
<tr>
<td>70</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.043</td>
<td>1.29</td>
<td>0.640775</td>
<td>0.139107</td>
<td>0.780</td>
<td>60.46</td>
</tr>
<tr>
<td>80</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.047</td>
<td>1.41</td>
<td>0.732534</td>
<td>0.159616</td>
<td>0.892</td>
<td>63.27</td>
</tr>
<tr>
<td>90</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.051</td>
<td>1.53</td>
<td>0.824183</td>
<td>0.179137</td>
<td>1.003</td>
<td>65.58</td>
</tr>
<tr>
<td>100</td>
<td>-14.93</td>
<td>4.99</td>
<td>15.33</td>
<td>0.054</td>
<td>1.62</td>
<td>0.915668</td>
<td>0.199201</td>
<td>1.115</td>
<td>68.82</td>
</tr>
</tbody>
</table>
6.2 Ripple

Ripple on +15 V:

Figure 13. Isolated +15-V Ripple

Ripple on −15 V:

Figure 14. Isolated −15-V Ripple
Ripple on +5 V:

![Figure 15. Isolated +5-V Ripple](image)

### 6.3 Line Regulation

Each output rail is loaded with 100% load current and input voltage is varied from 18- to 30-V DC.

<table>
<thead>
<tr>
<th>$V_{IN}$ (V)</th>
<th>VARIABLE</th>
<th><strong>NOTE</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>IL1 PRIM</td>
<td>0.05</td>
<td>3.3 V</td>
</tr>
<tr>
<td>IL1</td>
<td>0.03</td>
<td>−15 V</td>
</tr>
<tr>
<td>II2</td>
<td>0.04</td>
<td>5 V</td>
</tr>
<tr>
<td>IL3</td>
<td>0.03</td>
<td>15 V</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$V_{IN}$ (V)</th>
<th>$V_{OUT1,PRIM}$ (V)</th>
<th>$V_{OUT1}$ (V)</th>
<th>$V_{OUT2}$ (V)</th>
<th>$V_{OUT3}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>18</td>
<td>3.274</td>
<td>−14.92</td>
<td>4.99</td>
<td>15.33</td>
</tr>
<tr>
<td>19</td>
<td>3.274</td>
<td>−14.92</td>
<td>4.99</td>
<td>15.33</td>
</tr>
<tr>
<td>20</td>
<td>3.274</td>
<td>−14.92</td>
<td>4.99</td>
<td>15.33</td>
</tr>
<tr>
<td>21</td>
<td>3.274</td>
<td>−14.92</td>
<td>4.99</td>
<td>15.33</td>
</tr>
<tr>
<td>22</td>
<td>3.274</td>
<td>−14.92</td>
<td>4.99</td>
<td>15.33</td>
</tr>
<tr>
<td>23</td>
<td>3.274</td>
<td>−14.92</td>
<td>4.99</td>
<td>15.33</td>
</tr>
<tr>
<td>24</td>
<td>3.273</td>
<td>−14.92</td>
<td>4.99</td>
<td>15.33</td>
</tr>
<tr>
<td>25</td>
<td>3.272</td>
<td>−14.92</td>
<td>4.99</td>
<td>15.33</td>
</tr>
<tr>
<td>26</td>
<td>3.271</td>
<td>−14.92</td>
<td>4.99</td>
<td>15.33</td>
</tr>
<tr>
<td>27</td>
<td>3.27</td>
<td>−14.92</td>
<td>4.99</td>
<td>15.33</td>
</tr>
<tr>
<td>28</td>
<td>3.26</td>
<td>−14.92</td>
<td>4.99</td>
<td>15.33</td>
</tr>
<tr>
<td>29</td>
<td>3.27</td>
<td>−14.92</td>
<td>4.99</td>
<td>15.33</td>
</tr>
<tr>
<td>30</td>
<td>3.27</td>
<td>−14.92</td>
<td>4.99</td>
<td>15.33</td>
</tr>
</tbody>
</table>
7 Design Files

7.1 Schematics

To download the schematics, see the design files at [TIDA-00400](https://www.ti.com).
Figure 17. Post Isolation Regulator Section Schematic
7.2 **Bill of Materials**

To download the bill of materials (BOM), see the design files at [TIDA-00400](#).

7.3 **Layer Plots**

To download the layer plots, see the design files at [TIDA-00400](#).
7.4 Altium Project
To download the Altium project files, see the design files at TIDA-00400.

7.5 Gerber Files
To download the Gerber files, see the design files at TIDA-00400.

7.6 Software Files
To download the software files, see the design files at TIDA-00400.

8 References
1. Texas Instruments, AN-2292 Designing an Isolated Buck (Fly-Buck) Converter, Application Report, (SNVA674)

9 About the Author
AMOL GADKARI is a systems engineer at Texas Instruments India where he is responsible for developing reference design solutions for the industrial segment. Amol has eight years of experience in mixed signal board design, analog circuit designs, and EMC-protection circuit design. He can be reached at a-gadkari@ti.com.
### Revision History

<table>
<thead>
<tr>
<th>Changes from Original (March 2015) to A Revision</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Changed from preview page</td>
<td>1</td>
</tr>
</tbody>
</table>

---

**NOTE:** Page numbers for previous revisions may differ from page numbers in the current version.
Texas Instruments Incorporated (“TI”) reference designs are solely intended to assist designers (“Buyers”) who are developing systems that incorporate TI semiconductor products (also referred to herein as “components”). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer’s systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED “AS IS”. TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER’S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer’s safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that have specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer’s risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated