TI Designs Load Switches for Power MUXing and Reverse Current Blocking Design Guide

Texas Instruments

TI Designs

TI Designs provide the foundation that you need including methodology, testing and design files to quickly evaluate and customize the system. TI Designs help *you* accelerate your time to market.

Design Resources

TIDA-00514		
TPS22959		
CSD13381F4		
TPS22959EVM-079		

Tool Folder Containing Design Files Product Folder Product Folder Product Folder



ASK Our E2E Experts WEBENCH® Calculator Tools

Design Features

- Control Power Multiplexing (MUX) With A Single GPIO Control Signal
- Optimized RC Circuit Ensures Make-Before-Break Logic For A Seamless Switch Over
- Configure Single-Switch Direction For Various Levels Of Reverse Current Blocking
- Includes Back-to-Back Switch Configuration For Bi-Directional Current Blocking

Featured Applications

- Servers
- Enterprise Computing
- Medical
- Telecom Systems
- Industrial Systems
- High Current Voltage Rails







A

An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

All trademarks are the property of their respective owners.



1 System Description

The functionality of existing load switches can be expanded by using them in the reverse configuration to block reverse current. This TI design demonstrates two examples of using load switches in the reverse configuration.

1.1 Forward vs. Reverse Switch Configuration

Typically, a load switch is used to control current only in the forward direction from a power supply to a load. This is because a single MOSFET can only block current in one direction due to the intrinsic body diode. However, some applications require blocking current in the reverse direction. In this case, a load switch can be used in the reverse direction for an ideal diode function. Table 1 summarizes the differences between the forward and reverse configuration.



Table 1. Forward versus Reverse Switch Configuration

NOTE: Two load switches in a series with opposite configurations (back-to-back) can be used in applications that require features from both forward and reverse configurations.

The separate VBIAS pin allows for the load switch to receive power from any source instead of just the switch input (VIN). A V_{BIAS} supply must be present for the load switches to be enabled and have low ON Resistance.

1.2 Make-Before-Break 2:1 Power Multiplexer (MUX)

2

The first circuit featured in this design is a make-before-break 2:1 power MUX using two TPS22959 in the reverse configuration. The make-before-break logic ensures a seamless transition between the two power supplies by turning on the second switch before the first switch is turned off. This configuration can only be used in applications where the main and standby voltages are the same in order to prevent reverse current flow when both switches are on.





1.2.1 Key Specifications

Table 2	2. Key	Specifications
---------	--------	----------------

PARAMETER	SPECIFICATION	DETAILS
Maximum continuous output current	15 A	Maximum continuous current rating of TPS22959
Typical ON resistance	4.4 mΩ	See Section 4.2
Switch over time	<20 ms	See Section 7.1 and Section 7.2

1.2.2 Alternate Configurations

Resistors R41, R47, and R48 can configure the main and standby switches into the forward or reverse direction. Each resistor represents a different case, and only one should be installed at a time. time. None of these resistors are needed in the final design, and the chosen resistor can be replaced by a wide PCB trace to further reduce power dissipation and voltage drop. This design guide highlights the case where both switches are in the reverse configuration (R48 installed) for reverse current blocking on both power supplies. In cases where one supply is always available or reverse current is not a concern, the forward configuration may be preferred.

INSTALL RESISTOR ^[1]	MAIN POWER SWITCH (U41)	STANDBY POWER SWITCH (U42)	LOAD CONNECTION
R48	Reverse Configuration Input Connector J41	Reverse Configuration Input Connector J43	Connectors J42 and J44
R47	Reverse Configuration Input Connector J41	Forward Configuration Input Connector J44	Connectors J42 and J43
R41	Forward Configuration Input Connector J42	Forward Configuration Input Connector J44	Connectors J41 and J43

Table 3. Alternate Power MUX Switch Configurations

^[1]Refer to Section 9.1 for resistor placement.

All configurations can make use of the make-before-break circuitry by using jumper J41 or J44 to connect power to this circuit from an available power supply. Using jumper J41 or J44 provides an identical control scheme regardless of configuration, but the RC delay is dependent upon input voltage.

1.3 Back-to-Back Configuration for Bi-Directional Current Blocking

The second circuit uses two TPS22959 in a back-to-back configuration for bi-directional current blocking up to 15 A.



Figure 2. Back-to-Back Configuration for Bi-Directional Current Blocking

1.3.1 Key Specifications

PARAMETER	SPECIFICATION	DETAILS
Maximum continuous output current	15 A	Maximum continuous current rating of TPS22959
Typical ON resistance	8.8 mΩ	See Section 4.2 and Section 8.2
Maximum reverse leakage current	0.5 µA	See Section 8.1

Table 4. Key Specifications

Block Diagram

2 Block Diagram

The block diagram for the TPS22959 load switch in these designs is shown in Figure 3.



Figure 3. TPS22959 Functional Block Diagram



3 Highlighted Products

3.1 TPS22959

- Integrated Single Channel Load Switch
- V_{BIAS} Voltage Range: 2.5 V to 5.5 V
- VIN Voltage Range: 0.8 V to 5.5 V
- Ultra Low R_{ON} Resistance
 - $R_{ON} = 4.4 \text{ m}\Omega \text{ at } V_{IN} = 5 \text{ V} (V_{BIAS} = 5 \text{ V})$
- 15-A Maximum Continuous Switch Current
- Low Quiescent Current (20 μA for V_{BIAS} = 5 V)
- Low Shutdown Current (1 μ A for V_{BIAS} = 5 V)
- Low Control Input Threshold Enables Use of 1.2 V or Higher GPIO
- Controlled and Fixed Slew Rate Across V_{BIAS} and V_{IN}
 - $t_{\textrm{R}}$ = 2663 μs at V_{\textrm{IN}} = 5 V (V_{\textrm{BIAS}} = 5 V)
- Quick Output Discharge (QOD)
- SON 8-Terminal Package with Thermal Pad
- Pin-to-pin with TPS22962 (10-A Maximum Continuous Switch Current)
- Pin-to-pin with TPS22969 (6-A Maximum Continuous Switch Current)

3.2 CSD13381F4

- Low On-Resistance
- Low Q_g and Q_{gd}
- Low Threshold Voltage
- Ultra-Small Footprint (0402 Case Size)
 - 1.0 mm × 0.6 mm
- Ultra-Low Profile
 - 0.35 mm Height

4 System Design Theory

The functionality of existing load switches can be expanded by using them in the reverse configuration to block reverse current. This section will discuss the key features of the reverse configuration.

4.1 Reverse Current Blocking

When a load switch is placed in the reverse configuration, the intrinsic body diode will face towards the load. If the load voltage is higher than the input voltage, the body diode will remain reverse biased and will not allow reverse current to flow.

4.2 Total ON-Resistance (R_{ON})

Placing two switches in the series back-to-back configuration will double the total ON Resistance. Using a single switch in the reverse configuration to block current will minimize the total ON resistance and V = IR voltage drop.







4.3 Make-Before-Break Timing Circuit

Figure 4 shows the timing circuit to implement make-before-break logic when switching both from main to standby and from standby to main.



Figure 4. Make-Before-Break RC Timing Circuit



System Design Theory

www.ti.com

When Select goes low, Enable A is slowly charged up to the standby voltage (5 V in this case). Enable B follows Enable A through a resistor divider. The RC delay and resistor divider offset allow for Switch A to be enabled before Switch B is disabled.



Figure 5. RC Timing Circuit Charging

The following equations can be used the find the voltages at each of the enables during charging.

Enable A(t) =
$$V_{\text{stby}} \times \frac{\text{R1} + \text{R2} + 100\text{k}\Omega}{\text{R1} + \text{R2} + 100\text{k}\Omega + 10\text{k}\Omega} \times (1 - e^{(\frac{-t}{(10\text{k}\Omega + 100\text{k}\Omega) \times C_{\text{delay}}})})$$
 (1)
Enable B(t) = $\frac{\text{R2}}{\text{R1} + \text{R2}} \times \text{Enable A(t)}$ (2)



When Select goes high, Enable A is slowly discharged down to GND. Enable B follows Enable A through a resistor divider. The RC delay and resistor divider offset allow for Switch B to be enabled before Switch A is disabled.



Figure 6. RC Timing Circuit Discharging

The following equations can be used the find the voltages at each of the enables during discharge.

Enable A(t) =
$$V_{stby} \times \frac{R1 + R2 + 100k\Omega}{R1 + R2 + 100k\Omega + 10k\Omega} \times e^{(-t/((\frac{1}{100k\Omega} + \frac{1}{R1 + R2})^{-1} \times C_{delay}))}$$
 (3)
Enable B(t) = $\frac{R2}{R1 + R2} \times Enable A(t)$ (4)

The discharge time will always be less than the charge time because less resistance occurs in a series with the C_{delay} capacitor. Because of this, it is recommended that R1 + R2 ≥ 1 M Ω to minimize the time difference between charging and discharging cycles. Furthermore, the shorter discharge time should be used to set the C_{delay} value. The turn-off delay in Figure 6 should be greater than the turn-on delay of the load switch.

The R1 / R2 resistor ratio should be set so that Enable B will always surpass the threshold when charging. A lower threshold will allow a higher resistor-divider ratio and minimize the required switch-over delay. The CSD13381F4 FemtoFET[™] was specifically chosen for this design because of its small size and low threshold voltage.

Note that in this design, Enable A is controlling the Main Power Supply Switch, and Enable B is controlling the Standby Power Supply Switch. When Select is Low, the main supply will power the load. When Select is High, the standby supply will power the load. The Select logic can be reversed simply by swapping the Main- and Standby-Power Supply connections. Just be sure the make-before-break timing circuit and V_{BIAS} supplies have power.



Getting Started Hardware

www.ti.com

5 Getting Started Hardware

5.1 Make-Before-Break 2:1 Power MUX Connections and Test Points

The connections and test points for the make-before-break power MUX (with R48 installed) are summarized in Table 5:

CONNECTION	NAME	DESCRIPTION
J41	Main power input	DC Input to main power switch
J42, J44	V _{load}	Load connection
J43	Standby power input	DC Input to standby power switch
JP41, JP44	make-before-break circuit power rail selection	Connects make-before-break circuit power to one of the four power connectors J41, J42, J43, or J44
JP42	Switch control	Power supply connection
JP43	V _{BIAS} power	Option V _{BIAS} connection to make-before- break circuit power rail
TP41	Main power sense	Sense connection to main power switch
TP52	V _{load} sense	Sense connection to the switches' output
TP43	Standby power sense	Sense connection to standby power switch
TP45	make-before-break circuit power rail	Connection for external power to make- before-break circuit power rail
TP47	V _{ON_Main}	Sense connection for main switch enable
TP48	V _{ON_Standby}	Sense connection for standby switch enable
TP45	Make-before-break circuit power rail	Connection for external power to make- before-break circuit power rail
TP46	Inverter input	Sense connection for input to NMOS inverter
TP49	V _{BIAS} power	Connection for external power to $V_{\mbox{\tiny BIAS}}$
TP32, TP36, TP37, TP38	GND	Connection to board ground

Table 5. Power MUX Circuit Connections and Test Points

5.2 Back-to-Back Circuit Connections and Test Points

The connections and test points for the back-to-back TPS22959 circuit are summarized in Table 6:

Table 6. Back-to-Back Circuit Connections and Test Points

CONNECTION	NAME	DESCRIPTION
J11	V _{IN}	DC Input to V _{IN}
J12	V _{OUT}	Load connection for V_{OUT}
JP12	V _{BIAS} power	Connects V_{BIAS} to V_{IN}
JP11	ON control	Connects ON pin to V_{IN} or GND
TP11	V _{IN} sense	Sense connection to V_{IN}
TP16	V _{OUT} sense	Sense connection to $V_{\mbox{\scriptsize OUT}}$
TP14	V _{BIAS}	V _{BIAS} connection
TP13	ON	Enable connection
TP12, TP17, TP18, TP19	GND	Connection to board ground

6 Test Setup

This section shows the test setup for both the make-before-break 2:1 Power MUX circuit as well as the back-to-back TPS22959 circuit.

Test Setup

6.1 Make-Before-Break 2:1 Power MUX Test Setup

Figure 7 shows the test points for the power MUX waveform collection:



Figure 7. Power MUX Waveform Setup



Test Setup

6.2 Back-to-Back Circuit Reverse Current Blocking Test Setup

Figure 8 shows the proper test setup for measuring the reverse leakage current through the back-to-back load switches when they are disabled:



ON Shorted to GND

Figure 8. Back-to-Back Reverse Current Blocking Test Setup

6.3 Back-to-Back Circuit ON Resistance Test Setup

Figure 9 shows the proper test setup for measuring the ON resistance of the back-to-back TPS22959 circuit:



Figure 9. Back-to-Back Circuit ON Resistance Test Setup



Make-Before-Break 2:1 Power MUX Test Data

www.ti.com

7 Make-Before-Break 2:1 Power MUX Test Data

This section will cover the test data from the power MUX circuit.

7.1 Switching Waveforms (5 V)

The following waveforms show the switch-over waveforms when both main and standby are at 5 V. During switching, the make-before-break logic allows the current to be temporarily shared between the two supplies to ensure a seamless switch over.



Figure 10. Switching from Main to Standby (5 V)





Because very little overlap occurs when switching from standby to main, the C_{delay} capacitor should not be reduced from 330 nF to prevent a dip in the load voltage when switching.



Make-Before-Break 2:1 Power MUX Test Data

7.2 Switching Waveforms (3.3 V)

The following waveforms show the switch-over waveforms when both main and standby are at 3.3 V. During switching, the make-before-break logic allows the current to be temporarily shared between the two supplies to ensure a seamless switch over.



Figure 12. Switching from Main to Standby (3.3 V)





Because at least 10 ms of overlap occurs when switching from main to standby and from standby to main, the C_{delay} capacitor could be reduced from 330 nF for a faster switchover. This reduction would not be possible in the 5-V case because very little overlap occurs when switching from standby to main.



Back-to-Back Circuit Test Data

www.ti.com

8 Back-to-Back Circuit Test Data

This section will cover the test data from the back-to-back TPS22959 circuit.

8.1 Reverse Leakage Current

Figure 14 shows the reverse leakage current through the back-to-back load switches when they are disabled.



Figure 14. Back-to-Back Circuit Reverse Leakage Current

8.2 ON Resistance versus Load Current

Figure 15 summarizes the ON resistance measured at various loads:



Figure 15. Back-to-Back Circuit ON Resistance versus Load Current

Design Files

9 Design Files

9.1 Schematics

To download the Schematics, see the design files at TIDA-00514.



Figure 16. Make-Before-Break 2:1 Power MUX Schematic



Figure 17. Back-to-Back TPS22959 Schematic

9.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-00514.

9.3 PCB Layout Recommendations

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for V_{IN} , V_{OUT} , and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.



9.4 Layout Prints

To download the layout prints, see the design files at TIDA-00514.

9.5 Gerber Files

To download the Gerber files, see the design files at $\underline{\text{TIDA-00514}}$.

9.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-00514.

10 References

1. Load Switch Thermal Considerations App Report (SLVUA74)



11 About the Author

ADAM HOOVER is a Systems Engineer at Texas Instruments, where he is responsible for developing Load Switch and Power MUX solutions. Adam earned his Bachelors of Science in Electronics Engineering Technology (EET) from Texas A&M University in College Station, TX.

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated