TI Designs

TI Designs provide the foundation that you need including methodology, testing and design files to quickly evaluate and customize the system. TI Designs help you accelerate your time to market.

Design Resources

- **TIDA-00605** Design Folder
- **TPS65023** Product Folder
- **TPS65023EVM-205** Tools Folder

Report Contents

- **Block Diagram:** TPS65023/Cyclone® IV
- **Efficiency Curves**
- **Load Regulation Curves**
- **Output Ripple Voltage**
- **Load Transients**
- **Design Considerations**

Feature Applications

- Factory Automation
- Motor Control
- Smart Grid
- Solar Inverters

Description

The TIDA-00605 design is a compact, integrated power solution for Altera® Cyclone® IV SoC (out of the Cyclone® series family of products). This design showcases TPS65023 as an all-in-one IC used to supply the rails needed for powering the Cyclone® IV SoC. The TPS65023 offers simple, flexible output voltages and sequencing. The voltages on the DC/DC Converters can be set through software or via external resistor divider. This power management IC has a input range from 2.5 – 6V and can be run from a single 5V supply or from a single cell Li-Ion battery. This design has been tested and verified for industrial applications (-40°C to 105°C).
TPS65023/Cyclone® IV Block Diagram

Power Supply Block Diagram

![Power Supply Block Diagram](image)

Figure 3 – Cyclone IV Block Diagram

Typical Voltage and Current Requirements in End Applications

Depending on application and design on FPGA, current consumption can vary. The table below highlights the typical max currents each power output of the TPS65023 converters to the rails of the Cyclone IV. The VCCIO Rails on the Cyclone III range from 1.2 – 3.3V. The TPS65023 has 2 Linear Regulators that can supply the full range of Cyclone III’s VCCIO.

<table>
<thead>
<tr>
<th>Cyclone IV Supply Rails</th>
<th>Voltage</th>
<th>Current Consumption (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>1.2V</td>
<td>1.7</td>
</tr>
<tr>
<td>VCCL_GXB</td>
<td>1.2V</td>
<td>1.2</td>
</tr>
<tr>
<td>VCCD_PLL</td>
<td>1.2V</td>
<td>1.2</td>
</tr>
<tr>
<td>VCCA</td>
<td>2.5V</td>
<td>1.0</td>
</tr>
<tr>
<td>VCC_CLKIN</td>
<td>2.5V</td>
<td>1.0</td>
</tr>
<tr>
<td>VCCA_GXB</td>
<td>1.8V</td>
<td>0.200</td>
</tr>
<tr>
<td>VCCH_GXB</td>
<td>3.3V</td>
<td>0.200</td>
</tr>
<tr>
<td>VCCIO_1.8V</td>
<td>1.8V</td>
<td>0.200</td>
</tr>
<tr>
<td>VCCIO_3.3V</td>
<td>3.3V</td>
<td>0.200</td>
</tr>
</tbody>
</table>

Note: The current consumption numbers above are only estimates and the actual current consumption may vary depending on the application.
Efficiency Curves

*DCDC1 (Vout=1.2V) – VCC*

**DCDC1 Efficiency vs Load Current @ Ta=25°C**

Vin = 3.3V (PWM Mode) — Vin = 5.0V (PWM Mode)
Vin = 3.3V (PFM/PWM) — Vin = 5.0V (PFM/PWM)

\( V_{out} = 1.2V \)

*Figure 4 - DCDC1 Efficiency @ 25°C*
**DCDC2 (Vout=1.2V) – VCCL_GXB, VCCD_PLL**

DCDC2 Efficiency vs Load Current @ Ta=25°C

![DCDC2 Efficiency vs Load Current @ Ta=25°C](image)

V\textsubscript{out} = 1.2V

- Vin = 3.3V (PWM Mode)
- Vin = 5.0V (PWM Mode)
- Vin = 3.3V (PFM/PWM)
- Vin = 5.0V (PFM/PWM)

**Figure 5 - DCDC2 Efficiency @ 25C**

**DCDC3 (Vout=2.5V) – VCCA, VCC_CLKIN, VCCA_GXB, VCCH_GXB**

DCDC3 Efficiency vs Load Current @ Ta=25°C

![DCDC3 Efficiency vs Load Current @ Ta=25°C](image)

V\textsubscript{out} = 2.5V

- Vin = 3.3V (PWM Mode)
- Vin = 5.0V (PWM Mode)
- Vin = 3.3V (PFM/PWM)
- Vin = 5.0V (PFM/PWM)

**Figure 6 - DCDC3 Efficiency @ 25C**
Load Regulation (Return to Top)

**DCDC1 (Vout=1.2V) – VCC**

![DCDC1 Load Regulation @ Ta=25°C](image)

Figure 7 – DCDC1 Load Regulation @ 25°C

**DCDC2 (Vout=1.2V) – VCCL_GXB, VCCD_PLL**

![DCDC2 Load Regulation @ Ta=25°C](image)

Figure 8 – DCDC2 Load Regulation @ 25°C
**DCDC3 (Vout=2.5V) – VCCA, VCC_CLKIN, VCCA_GXB, VCCH_GXB**

DCDC3 Load Regulation @ Ta=25°C

![DCDC3 Load Regulation Graph](image)

Figure 9 – DCDC3 Load Regulation @ 25°C

**Output Ripple Voltage** *(Return to Top)*

**DCDC1 (Vout = 1.2V) – VCC (Light Load, PWM Mode)*

![DCDC1 Ripple Voltage Graph](image)

TIDA-00605 – Test Report  Powering the Altera® Cyclone® IV with TPS65023 Power Management IC

Copyright © 2015, Texas Instruments Incorporated
DCDC1 (Vout = 1.2V) – VCC (Max Typical Load)

DCDC2 (Vout = 1.2V) – VCCL_GXB, VCCD_PLL (Light Load, PFM Mode)
DCDC2 (Vout = 1.2V) – VCCL_GXB, VCCD_PLL (Max Typical Load)

DCDC3 (Vout = 2.5V) – VCCA, VCC_CLKIN, VCCA_GXB, VCCH_GXB (Light Load, PFM Mode)
Load Transients

Load transients for each of the DC-DC converters were completed by applying a load step of 0mA to around 50% of the max load for the converter under test. Rise time and fall time were both set at 15μS. The regulators surpass specifications set for the Altera Cyclone Family.
DCDC1 (Vout = 1.2V) – VCC Load (0mA to 700mA, Rise Time: 15µS; Fall Time: 15µS)

DCDC2 (Vout = 1.2V) – VCCL_GXB, VCCD_PLL Load Step (0mA to 500mA, Rise Time: 15µS; Fall Time: 15µS)
DCDC3 (Vout = 1.5V) – VCCA, VCC_CLKIN, VCCA_GXB, VCCH_GXB Load Step (0mA to 500mA, Rise Time: 15µS; Fall Time:15µS)

Design Considerations *(Return to Top)*

**Altera® Cyclone® IV Recommended Power Considerations**

*For reference, the power requirements from the Altera Cyclone IV datasheet are shown below:*

<table>
<thead>
<tr>
<th>Power Supply</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCCINT</td>
<td>Core voltage power supply</td>
</tr>
<tr>
<td>VCCA</td>
<td>PLL analog power supply</td>
</tr>
<tr>
<td>VCC_PLL</td>
<td>PLL digital power supply</td>
</tr>
<tr>
<td>VCCIO</td>
<td>I/O banks power supply</td>
</tr>
<tr>
<td>VCC_CLKIN</td>
<td>Differential clock input pins power supply</td>
</tr>
<tr>
<td>VCC_GXB</td>
<td>Transceiver output (TX) buffer power supply</td>
</tr>
<tr>
<td>VCCA_GXB</td>
<td>Transceiver physical medium attachment (PMA) and auxiliary power supply</td>
</tr>
<tr>
<td>VCC_GXB</td>
<td>Transceiver PMA and auxiliary power supply</td>
</tr>
</tbody>
</table>

**Power Sequencing Requirements**

The signals can be driven into the I/O pins before or during power up or power down without damaging the device. Cyclone IV devices support power up or power down of the VCCINT, VCCA, and VCCIO pins in any sequence to simplify the system level design. The individual power supply ramp-up and ramp-down rates can range from 50 µs to 50 ms. The power ramp must be monotonic.
Although power sequencing is not a requirement for correct operation, Altera recommends considering the power-up timing of each rail to prevent problems with long-term device reliability when designing a multi-rail powered system. You can reduce the device in-rush current with proper sequencing and voltage regulator design.

Decoupling Capacitors
For each power supply, you must choose a network of bulk and ceramic decoupling capacitors. Cyclone IV devices include on-die decoupling capacitors to provide high-frequency decoupling. These low-inductance capacitors suppress power noise for excellent signal integrity performance and reduce the number of external PCB decoupling capacitors, saving board space, reducing cost, and greatly simplifying the PCB design.

TPS65023 Power Sequencing

Though the Altera Cyclone IV does not require a specific power sequencing to ensure proper power up and power down, the TPS65023 offers flexible, customer driven power sequencing. This is achieved by providing separate enable pins for each switch-mode converter and a common enable signal for the LDOs. The table below shows the Pins used in the TPS65023 to create a customized, customer driven power sequence.

<table>
<thead>
<tr>
<th>PIN NAME</th>
<th>I/O</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEFDCDC3</td>
<td>1</td>
<td>Defines the default voltage of the VDCDC3 switching converter. DEFDCDC3 = 0 defaults VDCDC3 to 1.8 V, DEFDCDC3 = VCC defaults VDCDC3 to 3.3 V.</td>
</tr>
<tr>
<td>DEFDCDC2</td>
<td>1</td>
<td>Defines the default voltage of the VDCDC2 switching converter. DEFDCDC2 = 0 defaults VDCDC2 to 1.8 V, DEFDCDC2 = VCC defaults VDCDC2 to 3.3 V.</td>
</tr>
<tr>
<td>DEFDCDC1</td>
<td>1</td>
<td>Defines the default voltage of the VDCDC1 switching converter. DEFDCDC1 = 0 defaults VDCDC1 to 1.2 V, DEFDCDC1 = VCC defaults VDCDC1 to 1.6 V.</td>
</tr>
<tr>
<td>DDC3_EN</td>
<td>1</td>
<td>Set DDC3_EN = 0 to disable and DDC3_EN = 1 to enable the VDCDC3 converter.</td>
</tr>
<tr>
<td>DDC2_EN</td>
<td>1</td>
<td>Set DDC2_EN = 0 to disable and DDC2_EN = 1 to enable the VDCDC2 converter.</td>
</tr>
<tr>
<td>DDC1_EN</td>
<td>1</td>
<td>Set DDC1_EN = 0 to disable and DDC1_EN = 1 to enable the VDCDC1 converter.</td>
</tr>
<tr>
<td>HOT_RESET</td>
<td>1</td>
<td>The HOT_RESET pin generates a reset (RESPWRON) for the processor HOT_RESET does not alter any TPS65023, TPS65023B settings except the output voltage of VDCDC1. Activating HOT_RESET sets the voltage of VDCDC1 to its default value defined with the DEFDCDC1 pin. HOT_RESET is internally de-bounced by the TPS65023, TPS65023B.</td>
</tr>
<tr>
<td>RESPWRON</td>
<td>1</td>
<td>RESPWRON is held low when power is initially applied to the TPS65023, TPS65023B. The VRTC voltage is monitored. RESPWRON is low when VRTC &lt; 2.4 V and remains low for a time defined by the external capacitor at the TRESPWRON pin. RESPWRON can also be forced low by activation of the HOT_RESET pin.</td>
</tr>
<tr>
<td>TRESPWRON</td>
<td>1</td>
<td>Connect a capacitor here to define the RESET time at the RESPWRON pin (1 nF typically gives 100 ms).</td>
</tr>
</tbody>
</table>
Inductor Selection for Buck Converters:
Each of the converters in the TPS65023, TPS65023B typically use a 2.2 μH output inductor. Larger or smaller inductor values are used to optimize the performance of the device for specific operation conditions. The selected inductor has to be rated for its dc resistance and saturation current. The dc resistance of the inductance influences directly the efficiency of the converter. Therefore, an inductor with lowest dc resistance should be selected for highest efficiency. For a fast transient response, a 2.2-μH inductor in combination with a 22-μF output capacitor is recommended. The equation below calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with the equation below. This is needed because during heavy load transient the inductor current rises above the value calculated.

\[
\Delta I_L = I_{out} \times \frac{1 - \frac{V_{out}}{V_{in}}}{L \times f}
\]

\[
I_{L_{max}} = I_{out_{max}} + \frac{\Delta I_L}{2}
\]

with:
- \(f\) = Switching Frequency (2.25 MHz typical)
- \(L\) = Inductor Value
- \(\Delta I_L\) = Peak-to-Peak inductor ripple current
- \(I_{L_{max}}\) = Maximum Inductor current
The following inductors have been used with the TPS6023:

<table>
<thead>
<tr>
<th>Device</th>
<th>VALUE</th>
<th>TYPE</th>
<th>MANUFACTURER</th>
</tr>
</thead>
<tbody>
<tr>
<td>All Converters</td>
<td>2.2 μH, 2.5 A, 100 mΩ</td>
<td>LPS4012-222LMB</td>
<td>Coilcraft</td>
</tr>
<tr>
<td></td>
<td>2.2 μH, 1.7 A, 59 mΩ</td>
<td>VLF4020T-2R2N1R7</td>
<td>TDK</td>
</tr>
<tr>
<td>For DCDC2 or DCDC3</td>
<td>2.2 μH, 1.6 A, 90 mΩ</td>
<td>LQH32PN2R2NN0</td>
<td>Murata</td>
</tr>
<tr>
<td>For DCDC1</td>
<td>1.5 μH, 1.75 A, 68 mΩ</td>
<td>LQH32PN1R5NN0</td>
<td>Murata</td>
</tr>
<tr>
<td>All Converters</td>
<td>2.2 μH, 2.2 A, 80 mΩ</td>
<td>PST25201B-2R2MS</td>
<td>Cyntec</td>
</tr>
</tbody>
</table>

Output Capacitor Selection
TPS65023, TPS65023B allow the use of small ceramic capacitors with a typical value of 10 μF for each converter without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values have the lowest output voltage ripple and are recommended.

At light load currents, the converters operate in PSM and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

<table>
<thead>
<tr>
<th>CAPACITOR VALUE</th>
<th>CASE SIZE</th>
<th>COMPONENT SUPPLIER</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>22μF</td>
<td>1206</td>
<td>TDK C3216X5R0J226M</td>
<td>Ceramic</td>
</tr>
<tr>
<td>22μF</td>
<td>1206</td>
<td>Taiyo Yuden JMK316BJ226ML</td>
<td>Ceramic</td>
</tr>
<tr>
<td>22μF</td>
<td>0805</td>
<td>TDK C2012X5R0J226MT</td>
<td>Ceramic</td>
</tr>
<tr>
<td>22μF</td>
<td>0805</td>
<td>Taiyo Yuden JMK212BJ226MG</td>
<td>Ceramic</td>
</tr>
<tr>
<td>10μF</td>
<td>0805</td>
<td>Taiyo Yuden JMK212BJ106M</td>
<td>Ceramic</td>
</tr>
<tr>
<td>10μF</td>
<td>0805</td>
<td>TDK C2012X5R0J106M</td>
<td>Ceramic</td>
</tr>
</tbody>
</table>
Input Capacitor Selection
Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. Each dc-dc converter requires a 10-μF ceramic input capacitor on its input pin VINDCxDCx. The input capacitor is increased without any limit for better input voltage filtering. The VCC pin is separated from the input for the dc-dc converters. A filter resistor of up to 10R and a 1-μF capacitor is used for decoupling the VCC pin from switching noise. Note that the filter resistor may affect the UVLO threshold since up to 3 mA can flow via this resistor into the VCC pin when all converters are running in PWM mode.

Low Ripple Mode
Low ripple mode can be enabled over I2C for all the DCDC converters if operated in PFM mode. For an output current less than approximately 10 mA, the output voltage ripple in PFM mode is reduced, depending on the actual load current. The lower the actual output current on the converter, the lower the output ripple voltage. For an output current above 10 mA, there is only minor difference in output voltage ripple between PFM mode and low ripple PFM mode. As this feature also increases switching frequency, it is used to keep the switching frequency above the audible range in PFM mode down to a low output current.

Power Supply Recommendations
The device is designed to operate with an input voltage supply range between 2.5V and 6.0V. This input supply can be from a single cell Li-Ion battery or other externally regulated supply. The low power section of the control circuit for the step-down converters DCDC1, DCDC2 and DCDC3 is supplied by the Vcc pin while the circuitry with high power such as the power stage is powered from the VINDCxDC1, VINDCxDC2 and VINDCxDC3 pins. For proper operation of the step-down converters, VINDCxDC1, VINDCxDC2, VINDCxDC3 and Vcc need to be tied to the same voltage rail. Step-down converters that are planned to be not used, still need to be powered from their input pin on the same rails than the other step-down converters and Vcc.

LDO1 and LDO2 share a supply voltage pin which can be powered from the Vcc rails or from a voltage lower than Vcc e.g. the output of one of the step-down converters as long as it is operated within the input voltage range of the LDOs. If both LDOs are not used, the VINLDO pin can be tied to GND.

Layout Guidelines
- Provide a low impedance ground path
  o Use wide and short traces for the main current paths.
- The input capacitors should be placed as close as possible to the IC pins as well as the inductor and output capacitor
- Connect the PGND pins of the device to the PowerPAD™ land of the PCB
- Connect the analog ground connections (AGND) to the PGND at the PowerPAD™
- Keep the common path to the AGND pins, which returns the small signal components, and the high current of the output capacitors as short as possible to avoid ground noise.
- The VDCDCxD line should be connected right to the output capacitor and routed away from noisy components and traces
QFN Package Information

RSB (S-PWQFN-N40) PLASTIC QUAD FLATPACK NO-LEAD

Example Board Layout

- 0.125 Thick Stencil or Thinner (Note E)
- 64% Printed Solder Coverage by Area
- Via layout may vary depending on layout constraints (Note D, F)

Non Solder Mask Defined Pad

Example Stencil Opening (Note D)

Example Pad Geometry (Note C)

0.05

0.95

0.2

0.1

Notes:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA20, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com.<http://www.ti.com>
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for recommended solder mask tolerances and via testing recommendations for vias placed in the thermal pad.
Texas Instruments Incorporated ("TI"), reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer’s systems and products. TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs. Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS", TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that have specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.