**TI Designs – Precision: Verified Design**

**High-Resolution, Low-Drift, Precision Weigh-Scale Reference Design with AC Bridge Excitation**

**TI Designs – Precision**

TI Designs – Precision are analog solutions created by TI’s analog experts. Verified Designs offer the theory, component selection, simulation, complete PCB schematic & layout, bill of materials, and measured performance of useful circuits. Circuit modifications that help to meet alternate design goals are also discussed.

**Circuit Description**

This precision weigh-scale reference design achieves greater than 50,000 noise-free counts of resolution over a wide temperature range. Offset and offset drift errors are nearly eliminated by an ac-excited, ratiometrically measured resistor bridge. This design takes advantage of the high-resolution ADS1262 delta-sigma ADC.

**Design Resources**

- **Design Archive**
  - TINA-TI™
  - ADS1262
  - TSSA21366
  - MSP-EXP430F5529LP
- **TI E2E™ Community**
- **Ask The Analog Experts**
- **WEBENCH® Design Center**
- **TI Designs – Precision Library**

---

![TI Designs – Precision: Verified Design](image-url)

---

*An important notice at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.*

TINA-TI is a trademark of Texas Instruments
WEBENCH is a registered trademark of Texas Instruments
1 Design Summary

The design requirements are as follows:

- Bridge Sensitivity: 2 mV/V
- Bridge Excitation/Reference Voltage: 5 V
- Bridge Output Voltage: 0 - 10 mV
- Bridge Impedance: 350 Ω
- ADC Supply Voltage (AVDD): 5 V
- Temperature Range: -40°C to 125°C

The design goals and performance are summarized in Table 1.

Table 1. Comparison of Design Goals, and Measured Performance

<table>
<thead>
<tr>
<th>AC Excitation Performance Parameters</th>
<th>Goal</th>
<th>Calculated</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature Dependent Error (@ Full-scale)</td>
<td>≤ 25 nV/°C</td>
<td>10 nV/°C</td>
<td>9.2 nV/°C</td>
</tr>
<tr>
<td>Noise-Free Counts (@ 25°C)</td>
<td>≥ 50,000</td>
<td>71,425</td>
<td>86,785</td>
</tr>
</tbody>
</table>

Figure 1 and Figure 2 show the total error over temperature and the achieved noise performance, for both dc- and ac-excited bridge implementations.

![Error vs. Temp (10 mV Input)](image1)

**Figure 1: Measured Error across Temperature with Full-Scale Input**

![Noise vs. Temperature (10 mV Input)](image2)

**Figure 2: Measured Noise across Temperature with Full-Scale Input**
2 Theory of Operation

2.1 Overview of Bridge Measurements

The most common technique to convert weight into an electrical signal is to use a resistive load cell configured as a Wheatstone bridge. In this configuration, one or more of the resistors change value in proportion to the load (weight) applied. To measure this effect, an excitation voltage (or current) source is applied across the top and bottom of the bridge and the output signal is measured as the differential voltage across the middle nodes, as shown in Figure 3.

\[ V_{\text{Bridge,FS}}(\text{mV}) = \text{Sensitivity} \left( \frac{\text{mV}}{V} \right) \cdot V_{\text{EXC}}(V) \]  

Figure 3: Wheatstone Bridge

In practice, load cells are specified with a known sensitivity (or rated output) and a rated capacity (maximum load). The sensitivity is specified by the ratio of the output voltage produced per 1-V excitation voltage (given in units of mV/V) with the rated capacity load applied. The full-scale output voltage of the load cell is then calculated by Equation 1.

For example, a 2 mV/V load cell excited with 5 V will have a full-scale output voltage of 10 mV. It is important to note that the magnitude of the output signal is directly proportional to the magnitude of the excitation voltage and applied load. In general, the output voltage for any other applied load will scale linearly from no load to the maximum load. (Bridge linearization techniques may be used increase the bridge linearity, but this topic is outside the scope of this TI Design).

2.1.1 Ratiometric Bridge Measurements

The voltage-excited bridge is connected to the ADC using a ratiometric connection, as shown in Figure 4.

Figure 4: Ratiometric Bridge Configuration

NOTE: The excitation voltage \( V_{\text{EXC}} = V_{\text{EXC0}} - V_{\text{EXC1}} \) does not necessarily need to be referenced to ground. This allows for level-shifting of the bridge common-mode voltage.
In this configuration, the bridge excitation voltage is shared with the ADC’s reference voltage. Any changes in the bridge excitation voltage, due to temperature drift or noise, will affect both the input signal and reference proportionately. Therefore, the ADC conversion results (codes) remain unaffected by changes in the excitation/reference voltage, as shown by Equation 2.

$$\text{Code} \propto \frac{V_{\text{Bridge}}}{V_{\text{REF}}} = \left(\frac{\% \text{ Rated Load}}{\% \text{ Rated Load}} \right) \cdot \left(\frac{\text{Sensitivity}}{\text{Sensitivity}}\right) \cdot \frac{V_{\text{REF}}}{V_{\text{REF}}} = \left(\frac{\% \text{ Rated Load}}{\% \text{ Rated Load}}\right) \cdot \left(\frac{\text{Sensitivity}}{\text{Sensitivity}}\right)$$ (2)

Another benefit of ratiometric bridge measurements is that reference noise is reduced because the reference noise is common to both the ADC and reference inputs. To the degree that the reference noise seen by the ADC input and reference terminals match, reference noise is ratiometrically removed from the ADC conversion results, as Equation 2 shows. Therefore, input and reference filters ought to be matched to provide the best reference noise rejection (discussed in SBAA201).

### 2.2 Input Chopping Overview

Chopping is a form of averaging that samples a differential input from both directions and averages the conversion results. Figure 5 shows the two phases of an ADC sampling a chopped input, with system offset voltages modelled as $V_{\text{OS1}}$ and $V_{\text{OS2}}$.

![Figure 5: Input Chopping Concept](image)

Many high-resolution ADCs, such as the ADS1262, integrate input chopping into the device to reduce the offset and offset drift of the ADC. By performing the chopping operation, any systematic offsets that occur after the chopping circuitry (primarily the ADC’s offset) are removed, as shown by equation 3.

$$V_{\text{ADC}} = \frac{V_{\text{ADC}}(\text{PHASE1}) - V_{\text{ADC}}(\text{PHASE2})}{2} = \frac{(V_{\text{IN}} + V_{\text{OS1}} + V_{\text{OS2}}) - (-V_{\text{IN}} - V_{\text{OS1}} + V_{\text{OS2}})}{2} = V_{\text{IN}} + V_{\text{OS1}}$$ (3)

Systematic offsets that occur before the input chopping circuitry (represented by $V_{\text{OS1}}$) are not removed by chopping. These offsets are seen as part of the differential input signal and are only removed by offset calibration. However, slowly changing offsets that occur after the chopping (represented by $V_{\text{OS2}}$) are dynamically removed.

**NOTE:** This design does not use the ADC’s input chopping feature. This discussion is provided only to introduce the input chopping concept and how it works, as a prerequisite for understanding ac bridge excitation.
2.2.1 Overview of AC Bridge Excitation

AC bridge excitation is an extension of input chopping. While input chopping only reduces the offset and offset drift of the ADC; ac bridge excitation reduces the offset and offset drift of the whole measurement system. AC bridge excitation performs the same operation as ADC input chopping, but performs the chopping directly on the bridge sensor. Recalling the observation from Section 2.2 that offsets after the chopping stage are removed, it is then most beneficial to place the chopping circuitry as close to the sensor output as possible. By doing so, the measurement system’s offset is almost completely removed from the measurement results.

AC bridge excitation does not excite the bridge with an actual ac signal (as the name would seem to imply). AC bridge excitation is performed by applying a dc excitation voltage to the bridge and alternating the polarity of the excitation voltage, as seen in Figure 6.

Equation 4 shows that ac bridge excitation removes offsets in the same way that input chopping removes offsets. The only difference between these two methods is the location of the chopping/switching.

\[
V_{ADC} = \frac{V_{ADC}(PHASE\ 1) - V_{ADC}(PHASE\ 2)}{2} = \frac{(V_{Bridge} + V_{OS}) - (-V_{Bridge} + V_{OS})}{2} = V_{Bridge} \quad (4)
\]

The offset voltage, \(V_{OS}\), of Figure 6 comprises all offset voltages in the measurement system. These may include the ADC’s offset, parasitic thermocouples (to be discussed in Section 2.3), or any offsets added by signal conditioning circuitry. Therefore, as long as \(V_{OS}\) changes slowly (with respect to the chopping frequency) the system’s offset and offset drift are dynamically removed.

The effect of ac bridge excitation is much like continuously measuring and applying a system offset calibration (removing the overall offset of the measurement system, as opposed to input chopping, which only removes the ADC’s contribution to the system offset).

Note that applying the AC bridge excitation technique will require the reference connections to be switched to keep the reference voltage (as seen by the ADC) positive.
2.3 Overview of Parasitic Thermocouples

Thermocouples are a very useful and common type of temperature sensor. They are formed by junctions of dissimilar metals. When these junctions are exposed to temperature gradients, a thermal electromotive force (EMF), or Seebeck voltage, is produced as a function of the temperature gradient and the metals involved. When thermocouples are used intentionally, they can provide accurate temperature sensing over a wide temperature range and at a low cost. However, unintentional thermocouples are just as common (if not more) and can greatly reduce the accuracy of precision sensing applications. When used unintentionally, we refer to these thermocouples as parasitic thermocouples.

Refer to previous TI Design documents (SLAU509 or TIDU574) for more detailed descriptions and overviews of thermocouple theory.

Parasitic thermocouples exist in many locations within a circuit. Most connections to the printed circuit board (PCB) will involve multiple dissimilar metals such as copper, tin, lead, nickel, gold, silver, aluminum, etc... The larger the Seebeck coefficient (or sensitivity, expressed in $\mu$V/°C) between these junctions, the larger the offset voltage that can be introduced into the circuit as a temperature gradient is formed. The typical thermocouple sensitivity of most dissimilar metals will have a Seebeck coefficient in the range of a few microvolts per degree Celsius ($\mu$V/°C). However, thermocouples with sensitivities >500 $\mu$V/°C are possible with Copper-Copper Oxide junctions (caused by oxidation).

Parasitic thermocouples add to the offset and offset drift of the measurement system and may significantly degrade the overall system accuracy.

2.3.1 Reducing the Effects of Parasitic Thermocouples

PCB layout can reduce the effects of parasitic thermocouples. Symmetrical PCB layouts and differential measurements may help to match parasitic thermocouples and cancel any common-mode offsets. The use of a large (solid) ground plane can also act as a heat sink to remove thermal gradients. By keeping dissimilar metal junctions at a constant temperature, the parasitic thermocouple will not induce any additional Seebeck (offset) voltage because of the law of intermediate metals.

Calibration may also be performed to correct for these offsets under certain conditions; however, dynamically changing environments may result in dynamic offsets, which are difficult to correct for by calibration alone. Even when calibrations are performed at multiple operating temperatures, the effect of parasitic thermocouples may still be observed as an offset drift over temperature.

AC bridge excitation is one of the best methods to remove the effects of parasitic thermocouples. Parasitic thermocouples appear after the chopping stage; therefore, their offset is continuously removed. This is the advantage of ac bridge excitation, as compared to offset calibration, which can only remove the initial offset.

2.3.2 Other Causes of Offset and Offset Drift

Parasitic thermocouples are just one example of an offset voltage source with temperature dependence. Another common source of offset voltage and offset drift results from input bias currents, namely input offset currents or differential input currents, when the input bias currents of a differential input pair are mismatched. An offset voltage forms when the differential bias current flows through any input-attached impedance, such as an input filter. The offset voltage will be proportional to the current and impedance, and both of these parameters (current and impedance) will typically have temperature dependence.

Additionally, offset and offset drift-like behaviors have been shown (reference) to result from solder flux residues remaining from the PCB assembly process. These residues create parasitic conduction paths within the circuit and result in unpredictable behavior.
3 Component Selection and Configuration

3.1 ADC Selection – ADS1262 (or ADS1263)

The ADC is the critical component in most measurement systems. While all components may affect the overall measurement system performance, the system accuracy is unlikely to exceed the performance of the ADC. Hence, the ADC is typically selected first.

To determine the resolution required by the measurement system, the full-scale output voltage of the bridge is divided by the desired scale resolution specified in counts, as shown in Equation 5. (The scale requirement is 50,000 counts in this example).

\[
\text{Required Resolution} = \frac{10 \text{ mV}}{50,000} = 200 \text{ nV} \rightarrow \log_2 (50,000) = 15.6 \text{ bits}
\]  

The measurement system must be able to accurately resolve signals of at least 200 nV, or approximately 15.6 bits. However, in practice, an ADC of much higher resolution must be used to account for the loss of dynamic range that occurs when the input signal is not scaled (level shifted and amplified) to match the ADC’s input range. A 24-bit delta-sigma ADC is usually selected for this type of application.

The ADS1262, a 32-bit delta-sigma ADC, was chosen for this design for its low-noise performance and integrated Programmable Gain Amplifier (PGA). The ADS1262 achieves the resolution required for high-end weigh-scale applications. Additionally, the ADS1262 provides General Purpose Input/Outputs (GPIOs) which may be used to control the switches for ac bridge excitation, a programmable settling delay time that allows large input step changes to settle prior to beginning conversions, and a reference polarity switch that makes it easier to implement ac bridge excitation.

3.1.1 Programmable Gain Amplifier (PGA) Configuration

The ADS1262’s integrated low-noise PGA provides gains up to 32 V/V. The highest gain setting, that does not exceed the input voltage range requirements, will typically provide the best noise performance. In this design, the full-scale bridge output voltage is 10 mV; therefore, a gain of 32 V/V may be used. (See Table 4 in the ADS1262 data sheet (SBAS661).

\[
\text{FSR} = \frac{\pm V_{\text{REF}}}{\text{PGA}} = \frac{\pm (5 \text{ V})}{32 \text{ V/V}} = \pm 156 \text{ mV} \text{ (or 312 mV)}
\]  

NOTE: Many weigh-scale designs typically use gains higher than 32 V/V. However, it is important to note that increasing gain amplifies both the input signal and the amplifier’s noise. The low-noise PGA of the ADS1262 is capable of resolving much smaller signals than most other amplifier or PGA configured with higher gain.

3.1.2 Digital Filter Configuration

The default filter configuration for the ADS1262 is an FIR filter with a data rate of 20 SPS. This filter setting was used in this design because it provides simultaneous 50/60Hz line cycle rejection and single-cycle settling behavior. This configuration provides ADC resolutions down to 0.167 nVpp, as shown by Table 1 in the ADS1262 data sheet (SBAS661).
3.2 Switch Selection – TS5A21366

The TS5A21366 is a dual single pole single throw (SPST) 0.75Ω analog switch used to control the bridge’s excitation voltage polarity (for ac bridge excitation). This switch was chosen for its voltage compatibility and low on-resistance. The digital logic level of the switch is compatible with the 5-V GPIO logic of the ADS1262, and the input allows for the 5-V bridge excitation voltage. The on-resistance of the bridge switch is important to consider in this application because a significant current flows through the bridge (approximately 15mA). The power dissipation of the bridge switch can cause device heating, as well as reduce the excitation voltage and signal magnitude of the bridge output. The TS5A21366 is rated for currents up to 200 mA, making it well suited for this application.

NOTE: The TS5A21366 is only specified to operate from -40ºC to 85ºC and was not directly subjected to the forced ambient air temperatures during testing.

3.3 Passive Component Selection

3.3.1 Input and Reference Low-Pass Filters

The input and reference filters are first-order RC circuits. The main purpose of the input filter is for anti-aliasing. While this filter can also assist in reducing signal noise, the low-bandwidth digital filter provides the majority of the signal noise rejection; therefore, we are only concerned about using this filter for anti-aliasing.

The aliasing frequencies of concern are frequencies around the modulator sampling frequency, \( f_{\text{MOD}} \) (for the ADS1262 \( f_{\text{MOD}} = 921.6 \text{ kHz} \) when using the internal oscillator). Note that the sampling frequency inside a delta-sigma ADC is much higher than the output data rate. The input signal is oversampled by the delta-sigma modulator and the output data rate is decimated by the digital filter.

The delta-sigma ADC's digital filter does not provide much noise attenuation around the sampling frequency. Signals in this region are aliased back into the filter’s low-frequency passband. Typically, a single-pole RC filter is adequate to attenuate signals in this region. Figure 7 shows an example of an RC filter with a cutoff frequency of 33.8 kHz and ~29 dB of attenuation near the ADC’s sampling frequency.

![FIR Filter Frequency Response](image)

**Figure 7: 20 SPS FIR Filter Frequency Response**

Refer to Section 10.1.5.1 in the ADS1262 Data Sheet ([SBAS661](https://www.ti.com)) for additional information on aliasing.
3.3.2 X2Y™ Capacitors

X2Y™ capacitors were used for the RC low-pass filters. A single X2Y™ capacitor can replace multiple capacitors required for common-mode and differential filtering. In addition to saving board space, these capacitors have low equivalent series inductance (ESL) and excellent common-mode capacitor matching, required to prevent the conversion of common-mode signals to differential signals.

NOTE: Typically common-mode filters become mismatched because of high capacitor tolerances. Higher common-mode signal frequencies are then filtered differently and result in a differential signal seen by the ADC inputs. This effect can also be reduced by ensuring that the differential filter has a lower cutoff frequency (~1/10th) than the common-mode filter’s cutoff frequency.
4 Simulations and Calculations

4.1 Load Cell Bridge Simulator Circuit

Figure 8 shows the TINA-TI™ circuit used to simulate the behavior of the load cell bridge.

The load cell bridge simulator was designed to model the behavior of a load cell at “no load” and “max load” conditions. When SW1 and SW4 are open, the resistor bridge is balanced and the output voltage should be 0 V (no load condition). When SW1 and SW4 are closed, the resistor bridge is unbalanced and the output voltage should be 10 mV (max load condition with 2 mV/V sensitivity and 5-V excitation).

Normally, the resistor changes resistance as a function of the load, but in this simulator circuit, a resistor is switched in to be parallel with the active bridge elements to model the changing resistance. The output voltage of the bridge in Figure 9 can be calculated using Equation 7.

\[ V_{\text{Bridge}} = -\frac{V_{\text{EXC}}}{2} \cdot \frac{\Delta R}{R + \frac{\Delta R}{2}} \]  

(7)

Where
- "\( V_{\text{EXC}} \)" is the bridge excitation voltage (5 V)
- "\( \Delta R \)" is the change in resistance of R1 and R3 when SW1 and SW4 are closed.

Solving Equation 7 with \( V_{\text{Bridge}} = 10 \) mV, we find that \( \Delta R = -1.3972 \) Ω. Next we find the value of the parallel resistors (\( R_{\text{ip}} \) and \( R_{\text{ip}} \)) that produce an equivalent resistance of \( R + \Delta R \) and find that parallel resistors of approximately 87.325 kΩ produce the desired outcome. The simulation confirms this result, with a full-scale bridge voltage of 9.97 mV. The 0.3% full-scale error is tolerable because most load cells will have a similar error (which is removed by performing full-scale calibration).
4.2 Load Cell Simulator Settling Time

Figure 9 shows the TINA-TI™ circuit used to simulate the settling time of the load cell.

The circuit in Figure 9 has been slightly modified from Figure 8. Switches SW1 and SW4 are closed to set the bridge to full-scale, time-controlled switches are added to control the bridge excitation polarity, and the RC low-pass filters are included on the reference and bridge outputs.

At a certain time, the bridge excitation polarity is switched in a break-before-make scheme and the bridge output is monitored to observe the required settling time of the RC filter. Note that this settling time needs to be provided each time the ac bridge excitation switches polarity, prior to beginning the ADC conversion, which reduces the effective throughput of the ADC. The transient simulation, shown in Figure 10, shows the combined bridge and filter settling time (observed from the ADC’s input) to be approximately 250 μs.

![Figure 9: Load Cell Bridge Simulator with Low-Pass Filters](image)

![Figure 10: Bridge Settling Time Transient Analysis](image)

Knowing the settling time of the bridge and input circuitry allows us to delay ADC conversions until the ADC’s input signal is settled. The ADS1262 allows for a programmable settling delay. Writing “0110b” to the DELAY[3:0] bits in the MODE0 register configures a 278 μs conversion start delay. See Section 9.4.3 (Programmable Time Delay) in the ADS1262 data sheet (SBAS661).
4.3 **Effective System Data Rate**

The effective system data rate, or throughput, is the rate at which ADC data can be read and processed. This data rate may be less than the programmed data rate of the ADC due to certain measurement delays. These delays are discussed for both the dc- and ac-excited bridge measurements.

4.3.1 **Effective System Data Rate for DC-excited Bridge Measurements**

In general, measurements in a dc-excited bridge are taken continuously. Therefore, the effective data rate is the same as the ADC’s configured data rate. Except, the first ADC conversion result includes some conversion latency to allow for the input circuitry to settle and to allow for the conversion results to propagate through the multiple digital filter stages. See Section 9.4.2 in the ADS1262 data sheet (SBAS661).

Additionally, post-processing may request multiple ADC samples to calculate an averaged result, further reducing the effective data rate. Once all of these delays are combined, the resulting effective data rate is given by Equation 8.

\[
DR_{DC, eff} = \frac{1}{\text{DELAY} + t_{d(STRD)} + \frac{(N - 1)}{DR_{Nom}}} \tag{8}
\]

- “DELAY” is the programmed settling delay of the ADS1262 from the START signal (or command) to the beginning of ADC conversions. This settling delay should be long enough to account for the analog RC filter settling time as simulated in Section 4.2.
- “\(t_{d(STRD)}\)” is the ADC’s conversion latency for the first conversion period. This period is slightly longer than a normal data rate period to allow for digital delays required to start the conversion, calculate the calibrated results, and output the result. These delays are masked by pipelined operations when continuously converting.
- “\(DR_{Nom}\)” is the nominal output data rate of the ADC when continuously converting.
- “\(N\)” is the number of samples averaged in post-processing.

In this design, the ADS1262 was configured with the 20 SPS, FIR digital filter, and additional 278 µs delay. The time required to collect 16 samples is 802.5 ms, as shown by Equation 9.

\[
\frac{1}{DR_{DC, eff}} = \left( \text{DELAY} + t_{d(STRD)} + \frac{(N - 1)}{DR_{Nom}} \right) = 278 \mu s + 52.22 ms + \frac{(16 - 1)}{(20 \text{ SPS})} = 802.5 ms \tag{9}
\]

4.3.2 **Effective System Data Rate for AC-excited Bridge Measurements**

The effective data rate for ac-excited bridge measurements is similar to the dc-excited case; however, the ADC conversion must be restarted every time the excitation voltage is reversed, resulting in additional conversion latency, as shown by Equation 10.

\[
DR_{AC, eff} = \frac{1}{2 \cdot \left( \text{DELAY} + t_{d(STRD)} + \frac{(N - 1)}{DR_{Nom}} \right)} \tag{10}
\]

- “\(N\)”, in this equation, is the number of samples taken each time the excitation voltage polarity is switched.

In this design, the ac-excited bridge was measured with a total of 32 samples (16 samples each time the bridge excitation voltage was switched), resulting in a total collection time of 1605 ms (twice the time calculated in Equation 10).

NOTE: Software delays are assumed to be insignificant and neglected from Equations 8-10.
4.4 Total Error Analysis

The performance of this system depends mostly on the ADC’s performance. The ADS1262 error specifications can be taken from the data sheet (SBAS661) and used to estimate the typical performance of this design. The main errors of interest are the noise, offset, offset drift, gain error, gain error drift, and integral nonlinearity (INL). The typical values for these errors were converted to parts per million (ppm) ratios, referenced to the ADC’s full-scale range, as shown in Table 2.

Table 2. Total ADC Error Calculations (Typical)

<table>
<thead>
<tr>
<th>Typical ADC Errors</th>
<th>Error Before Calibration</th>
<th>Error After Calibration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Noise</td>
<td>198.00 (nVpp)</td>
<td>0.63 (ppm)</td>
</tr>
<tr>
<td>Offset (removed by ac excitation)</td>
<td>10.9375 (µV)</td>
<td>35.00 (ppm)</td>
</tr>
<tr>
<td>Offset Drift (removed by ac excitation)</td>
<td>10.94 (nV/°C)</td>
<td>5.78 (ppm)</td>
</tr>
<tr>
<td>Gain Error</td>
<td>0.005% (%)</td>
<td>1.00 (ppm)</td>
</tr>
<tr>
<td>Gain Error Drift</td>
<td>0.5 (ppm/°C)</td>
<td>5.28 (ppm)</td>
</tr>
<tr>
<td>INL</td>
<td>3 (ppm)</td>
<td>3 (ppm)</td>
</tr>
<tr>
<td><strong>TOTAL DC Excitation Error Estimate (@ 10 mV)</strong></td>
<td></td>
<td>36.01 (ppm)</td>
</tr>
<tr>
<td></td>
<td>11253 nV</td>
<td>2627 nV</td>
</tr>
<tr>
<td></td>
<td>14.8 (nV/°C)</td>
<td>14.8 (nV/°C)</td>
</tr>
<tr>
<td><strong>TOTAL AC Excitation Error Estimate (@ 10 mV)</strong></td>
<td></td>
<td>6.17 (ppm)</td>
</tr>
<tr>
<td></td>
<td>1928 nV</td>
<td>1903 nV</td>
</tr>
<tr>
<td></td>
<td>10 (nV/°C)</td>
<td>10 (nV/°C)</td>
</tr>
</tbody>
</table>

For each error calculation, the error was converted to an absolute voltage and then divided by 0.312 mV (the ADC’s full-scale range, as calculated in Equation 6). To estimate the absolute voltage error of a temperature-dependent error (offset drift and gain drift), the error must be multiplied by the temperature range (165°C in this design). To estimate the absolute voltage error of a gain-related error (gain error and gain error drift), the error is multiplied by the ADC’s full-scale utilization factor (6.4%, or 10 mV divided by 0.312 mV). All errors were added together using the root sum of squares method to calculate the total error. The root sum of squares method assumes all errors are uncorrelated. When calculating the total error for the ac-excited bridge, the offset and offset drift errors were disregarded because they are removed by chopping.

The full Excel spreadsheet with additional error calculations can be found in the TIPD188 design file (TIDCAM8). ADC error calculations are also explained in a TI Precision Hub Blog (reference).

**NOTE:** These calculations only take into account the ADC error. The error contributions of the bridge sensor are not observed in this design. In the end-application, the load cell’s linearity and other error contributions should also be considered.

It is apparent from these calculations that the initial offset is the largest source of error. To reduce the offset error, either calibration or ac-excited bridge measurements must be implemented. The next largest sources of error are the offset drift and gain error drift. These errors can only be removed by re-calibrating, limiting the system’s temperature range, or performing ac bridge excitation to remove the offset drift. When ac bridge excitation is used, the ADC may not require calibration (or may not require re-calibration as often). However, in practical use, the load cell introduced errors may still require calibration.

From these calculations, the total measurement error of the ac-excited is estimated to be within 6 ppm (or about 2 µV) across the temperature range. Additionally, the error’s slope across temperature is linearly approximated to be about 15 nV/°C (for the dc-excited bridge), and 10 nV/°C (for the ac-excited bridge).
5 PCB Design

The PCB schematic and bill of materials can be found in Appendix A.

The PCB is designed in a BoosterPack form factor to connect to TI’s LaunchPads. This particular BoosterPack was specifically designed to pair with the MSP430F5529 USB LaunchPad Evaluation Kit (MSP-EXP430F5529LP). The LaunchPad provides the SPI interface to the ADS1262 and USB interface to the PC. For LaunchPad Hardware, refer to the MSP-EXP430F5529LP hardware design files (SLAR090).

5.1 PCB Layout

For optimal performance in any design, follow standard precision PCB layout guidelines including proper power supply decoupling close to all integrated circuits and adequate power and GND connections with large copper pours.

The top and bottom side PCB layout for this design are shown in Figure 11 (inner ground and power layers are not shown). This layout provides proper power supply decoupling and large ground pours on multiple layers. However, this PCB does not provide a symmetrical layout (as discussed in Section 2.3.1) to purposely allow for some parasitic thermocouples effects.

![Figure 11: Altium PCB Layout (Top and Bottom Sides)]
6 Verification & Measured Performance

The full data collection procedure is outlined in Appendix C. Measurement data was collected for the 0V input and 10mV input cases. These two cases correspond to the 0% full-scale and 100% full-scale bridge outputs (or 0% and 6.4% full-scale range, with respect to the ADC input range, respectively). These cases typically showcase two extremes of the system performance:

1. Near 0% full-scale, measurement error is dominated by offset and INL errors.
2. Near 100% full-scale, measurement error is dominated by gain errors.

6.1 System Measurement Error

The dc and ac bridge excitation measurements were compared to the DMM measurement results to determine the measurement error. The difference between these results removes the offset drift of the resistor bridge circuit from the observed system error. Figure 12 shows the error of the dc- and ac-excited bridge measurements for a 0 V input signal.

![Error vs. Temp (0 V Input)](image)

**Figure 12: Error vs. Temperature (0 V Input)**

Similarly, Figure 13 shows the offset drift of the dc and ac-excited bridge measurements for a 10 mV input signal.

![Error vs. Temp (10 mV Input)](image)

**Figure 13: Error vs. Temperature (10 mV Input)**

The measurement error is much improved for the ac-excited bridge. Notice how the absolute values and temperature slope are both reduced. Also, notice that the measurement errors for both the 0V and 10mV inputs signal are very similar. In both of these cases, the offset and offset drift errors dominated the overall measurement error, which is what ac bridge excitation is able to remove.

The total system error for the ac-excited bridge (for a 10 mV input) is within ±1 µV. In Section 4.4, the total error calculated was 2 µV. These correlate well since the measurement error was centered around 25ºC.
6.2 *Noise Performance*

The noise performance of the measurement system was observed across temperature and for both load conditions, as shown in Figures 14 and 15. The noise was measured as the maximum peak-to-peak voltage variation observed within 16 samples.

**NOTE:** For the ac-excited bridge measurements, two samples from opposite excitation polarities were first averaged to reduce the data from 32 samples to 16 (averaged) samples. The noise was then measured as the peak-to-peak voltage variation within the 16 (averaged) samples.

![Noise vs. Temperature (0 V Input)](image)

**Figure 14: Noise vs. Temperature (0 V Input)**

![Noise vs. Temperature (10 mV Input)](image)

**Figure 15: Noise vs. Temperature (10 mV Input)**

The averaged ac-excited bridge measurements show improved noise performance over the dc-excited bridge measurements and achieved 50,000 noise-free counts of resolution up to about 50 °C. Noise performance did not degrade significantly from the 0 V to 10 mV input conditions because of the ratiometric measurement configuration, which provides reference noise cancellation.

The number of noise-free counts is calculated using Equation 11.

\[
\text{Noise-free counts} = \frac{10 \text{ mV}}{\text{Noise (nVpp)}} = \frac{10 \text{ mV}}{200 \text{ nVpp}} = 50,000
\]  

(11)

For higher temperatures, increased thermal noise and higher component drift degrade the noise performance. However, weigh-scales are typically not operated up to such high temperatures.
7 Modifications

Many times analog circuit design involves trade-offs between various specifications. This section describes some of the trade-off decisions and possible modifications to this TI Design.

7.1 Effective Data Rate vs. Noise Performance

It is desirable to operate the measurement system at the fastest (effective) data rate that achieves the required noise performance of the measurement system. Noise performance degrades as the data rate is increased, because at higher data rates, the digital filter bandwidth increases and additional noise is observed in the ADC’s output codes. However, it is not just the programmed data rate that must be considered in this trade-off, but the effective data rate of the system. As seen by Equation 10, the effective data rate is a function of the ADC’s configured output data rate, the total settling and conversion delays, and the number of averages taken for each conversion result.

The portion of time which the ADC is converting must first be maximized to improve both the effective data rate and noise performance of the ADC. Therefore, it is important to keep settling times and conversion delays as small as possible, because the ADC is not converting during these delays. To reduce these delays, the cutoff frequencies of the analog input and reference filters can be relaxed. Even though increasing the cutoff frequencies would seem to degrade the noise performance, it does not have a significant impact at these low data rates, where the digital filter provides the bulk of the noise filtering. The cutoff frequencies of these filters can be increased to provide just enough anti-aliasing, and reducing the required settling time.

NOTE: The analog switch’s settling time may also be reduced by choosing a switch with a higher on-resistance (R_{ON}), but lower gate capacitance (C_g). However, the settling time of the switch is usually much smaller than the settling time of the input and reference filters.

Once the ADC conversion time has been maximized, the next option is to determine the number of additional samples to average during post-processing to further reduce the measurement system noise. Averaging reduces the standard deviation of the noise by a factor of \(\sqrt{N}\) (\(N\) is defined in Section 4.3). Note that the square-root factor provides diminishing returns on noise reduction as the number of averages is increased.

Instead of averaging additional samples (\(N\)) in post-processing, a better option may be to reduce the ADC’s data rate. This has a similar effect to averaging multiple samples; however, it also benefits from the delta-sigma ADC’s noise shaping characteristic, resulting in lower noise than averaging in post-processing. For example, reducing the ADC’s data rate from 20 SPS to 2.5 SPS is essentially allowing the ADC to internally average an additional 4 samples per conversion. This typically provides better noise performance than averaging 4 samples taken at the faster (20 SPS) data rate.
7.2 Alternate Reference Filtering Scheme

The schematic for this design provided an optional resistor divider for the ADC’s external reference input. This divider was not used, and all reference filter series resistors (R21, R22, R24, and R25) were populated with 0-Ω resistors, as seen in Figure 16.

![Reference Filter Diagram](Image)

**Figure 16: Reference Filter**

When the bridge is excited, the positive reference input is approximately 5 V (AVDD) and the negative reference input is approximately 0 V (AVSS). This leads to an average increase in the reference input bias current of about 50 nA (see the reference in the note below). This input current is also more sensitive to temperature variations. Therefore, any voltage drop across the reference resistors would reduce the reference voltage seen by the ADC, creating an additional gain error and gain error over temperature. This error was avoided by using 0-Ω resistors for the reference filter.

An alternate design option is to populate R21 and R24 with 91-Ω resistors and R23 with a 9.09-kΩ resistor to reduce the ADC’s reference voltage to 4.9 V. This small decrease in reference voltage is enough to avoid the higher reference input bias currents.

**NOTE:** Figure 33 in the ADS1262 data sheet (SBAS661) shows the “Reference Input Current vs Reference Input Voltage”. The input bias current of the positive reference input increases when a 5 V reference is applied. Note that the x-axis step size in this plot is large and that that positive reference input current is well behaved until the reference is very close to 5 V.

7.3 Alternate ADC Design Options

The ADS1262 was chosen for this design because of its high performance and features that are well suited for implementing an ac-excited bridge measurement. The ADS1263 is a pin-for-pin and software compatible replacement that adds a secondary 24-bit delta-sigma ADC useful for redundant bridge measurements or other supporting functions within weigh-scale applications.

The ADS1232 and ADS1234 are part of another recommended family of 24-bit delta-sigma ADCs, well suited for bridge measurements. These devices are a lower cost alternative to the ADS126x devices, and are also capable of achieving high repeatability. These ADCs also allow for external references voltages up to AVDD + 0.1 V, which is very useful for implementing ratiometric 5-V excited bridge measurements.

For low-power weigh-scale applications, the ADS1220 or ADS1231 24-bit delta-sigma ADCs are recommended. The ADS1220 is capable of fast power-up and duty-cycled operation. Both the ADS1220 and ADS1231 provide a low-side bridge switch to power-down the bridge between conversions.
8 About the Author

Christopher Hall is an applications engineer in the Precision Delta-Sigma Data Converters group at Texas Instruments where he supports high-resolution industrial and seismic products and applications. Christopher received both his BSEE and MSEE from the University of Arizona.

9 Acknowledgements & References

Online Sources:


2. Thermal EMF and Offset Voltage. (April 2010). 

3. Williams, Ian (September 2013). Why should I give a flux? 
   http://e2e.ti.com/blogs_/b/precisionhub/archive/2013/09/23/why-should-i-give-a-flux

4. Agarwal, Vinay (October 2014). ADC Accuracy Part 2: Total unadjusted error explained 
   http://e2e.ti.com/blogs_/b/precisionhub/archive/2014/10/14/adc-accuracy-part-2-total-unadjusted-error-explained

TI Documents:

5. ADS126x 32-Bit, Precision, 38-kSPS, Analog-to-Digital Converters with PGA and Voltage Reference. (SBAS661)


7. Thermocouple AFE Using RTD or Integrated Temperature Sensor for Cold Junction Compensation (CJC) (October 2014). (TIDU574)


Appendix A. PCB Schematic and Bill of Materials

A.1 Electrical Schematic

The schematic for this design can be seen in Figure A-1.

Figure A-1: Electrical Schematic
## A.2 Bill of Materials

The bill of materials for this circuit can be seen in Figure A-2.

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Value</th>
<th>Designator</th>
<th>Description</th>
<th>Manufacturer</th>
<th>PartNumber</th>
<th>Supplier 1</th>
<th>Supplier Part Number 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>4700pf</td>
<td>C1</td>
<td>CAP, CERAM, 4700 pf, 50%, +/-10%, X7R, 0603</td>
<td>Multifara</td>
<td>G4N088FT710504MX0C</td>
<td>Dip-Kay</td>
<td>4455-1556-1-ND</td>
</tr>
<tr>
<td>6</td>
<td>0pf</td>
<td>C2, C3, C7, C8, C9, C10</td>
<td>CAP, CERAM, 0pf, 16V, +/-30%, X5R, 0402</td>
<td>Multifara</td>
<td>G4N18701100050450D</td>
<td>Dip-Kay</td>
<td>4455-1884-1-ND</td>
</tr>
<tr>
<td>1</td>
<td>0.1µf</td>
<td>C4, C6</td>
<td>CAP, CERAM, 0.1µ, 16V, +/-10%, X7R, 0805</td>
<td>Multifara</td>
<td>G4N18701100050450D</td>
<td>Dip-Kay</td>
<td>4455-1555-1-ND</td>
</tr>
<tr>
<td>1</td>
<td>10µf</td>
<td>C5</td>
<td>CAP, CERAM, 10µ, 16V, X7R, +/-20%, 1.066</td>
<td>TDK</td>
<td>C0310X7R100J160K01066</td>
<td>Dip-Kay</td>
<td>4455-1600-1-ND</td>
</tr>
<tr>
<td>1</td>
<td>0.1µf</td>
<td>C11</td>
<td>CAP, CERAM, 0.1µ, 16V, X7R, 0805</td>
<td>Multifara</td>
<td>G4N18701100050450D</td>
<td>Dip-Kay</td>
<td>4455-1555-1-ND</td>
</tr>
<tr>
<td>1</td>
<td>10µf</td>
<td>C14</td>
<td>CAP, CERAM, 10µ, 16V, X7R, +/-30%, 1.066</td>
<td>TDK</td>
<td>C0310X7R100J160K01066</td>
<td>Dip-Kay</td>
<td>4455-1600-1-ND</td>
</tr>
<tr>
<td>1</td>
<td>6.3V</td>
<td>D1</td>
<td>DIODE, 2704A, 6.3V, 300mA, SOD-235</td>
<td>Sotesco</td>
<td>D006W2B-7</td>
<td>Dip-Kay</td>
<td>4455-00076-1-ND</td>
</tr>
<tr>
<td>2</td>
<td>RL12</td>
<td>D2</td>
<td>Connector, Recessed, 300µH, 16VDC, Gold plated, 5x5</td>
<td>Sintech</td>
<td>S961120-22-3-06S-1</td>
<td>Dip-Kay</td>
<td>4455-1150-2-P-5VDC-1-ND</td>
</tr>
<tr>
<td>10k</td>
<td>1k</td>
<td>R1, R2, R4, R7, R9</td>
<td>RES, 10k Ohm, 5%, 3/32IN-3003</td>
<td>Panasonic</td>
<td>ERJ-30G1035</td>
<td>Dip-Kay</td>
<td>F6205G2-F04-ND</td>
</tr>
<tr>
<td>330</td>
<td>220pf</td>
<td>R3, R5, R12, R15</td>
<td>RES, 330 Ohm, 2.2%, 0.75W, 1206</td>
<td>Vishay</td>
<td>RMG-1206</td>
<td>Dip-Kay</td>
<td>6805-1206-ND</td>
</tr>
<tr>
<td>27.3K</td>
<td>47</td>
<td>R6, R8, R10</td>
<td>RES, 27.3K Ohm, 5%, 0.75W, 2512</td>
<td>Vishay</td>
<td>RMG-2512</td>
<td>Dip-Kay</td>
<td>6805-2512-ND</td>
</tr>
<tr>
<td>47</td>
<td>47</td>
<td>R9, R12, R15, R18, R19, R20</td>
<td>RES, 47 Ohm, 5%, 0.06W, 1206</td>
<td>Panasonic</td>
<td>ECR-10476709</td>
<td>Dip-Kay</td>
<td>F6205G2C-ND</td>
</tr>
<tr>
<td>0402</td>
<td>0402</td>
<td>R11, R12, R13, R14, R23, R24</td>
<td>RES, 47 Ohm, 5%, 0.06W, 0402</td>
<td>Panasonic</td>
<td>ECR-10476709</td>
<td>Dip-Kay</td>
<td>F6205G2C-ND</td>
</tr>
<tr>
<td>0</td>
<td>022</td>
<td>R16, R22, R23, R24</td>
<td>RES, 0.022 Ohm, 5%, 0.06W</td>
<td>Rohm</td>
<td>RO022005J</td>
<td>Dip-Kay</td>
<td>B445210-003-ND</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>S1, S4</td>
<td>Switch, Toggle, SPST, 1.8 mA</td>
<td>Hirose</td>
<td>SS1170-18D0-00</td>
<td>Dip-Kay</td>
<td>053658-1-ND</td>
</tr>
<tr>
<td>1</td>
<td>1.0</td>
<td>IC, Single-Channel 30-OHMS SPST Analog Switch</td>
<td>Texas Instruments</td>
<td>TSSA12104450R</td>
<td>Texas Instruments</td>
<td>TSSA12104450R</td>
<td></td>
</tr>
</tbody>
</table>

**Figure A-2: Bill of Materials**
Appendix B. Software

The entire Code Composer Studio (CCS) project can be found in the TIPD188 design files (TIDCAN1). These files may also be referenced for ADS1262 example code.

B.1 Measuring the External Reference Voltage with the ADS1262

This code sequence provides a method to approximately measure an external reference voltage. It assumes an accurate knowledge of the internal reference voltage and a stable supply voltage. The supply voltage must be used as a reference voltage when the external reference voltage is greater than internal reference voltage.

The ADS1262 first measures the supply voltage (divided by 4) with respect to the internal reference. The internal reference voltage may either be assumed to be 2.5 V, or it may be measured (externally) for better accuracy. Once the supply voltage is known, the external reference is measured with respect to the supply reference (the ADS1262 reference MUX may select the supply voltage as the reference).

```c
static inline double get_reference(uint8_t print_output)
{
    uint8_t WriteRegData;  //Stores the register write values
    int32_t AdcOutput = 0;
    const uint8_t Gain = 1;
    double VoltageReading;
    const double IntRefVolt = 2.49906;
    static double SupplyRefVolt = 5;
    static double ExtRefVolt = 5;
    WriteRegData = MUXP_AVDD | MUXN_AVSS;
    ADS126xWriteRegister(INPMUX, 1, &WriteRegData);
    WriteRegData = RMUXP_INTP | RMUXN_INTN;
    ADS126xWriteRegister(REFMUX, 1, &WriteRegData);
    //Read one conversion
    set_adc_START(1);
    WaitForDRDY();
    set_adc_START(0);
    AdcOutput = ADS126xReadData(6, 1);
    VoltageReading = (double) AdcOutput * IntRefVolt / ((double) Gain * exp2(29));
    SupplyRefVolt = VoltageReading; //VREF = previous supply reading
    WriteRegData = MUXP_AIN0 | MUXN_AIN3;
    ADS126xWriteRegister(INPMUX, 1, &WriteRegData);
    WriteRegData = RMUXP_AVDD | RMUXN_AVSS;
    ADS126xWriteRegister(REFMUX, 1, &WriteRegData);
    //Read one conversion
    set_adc_START(1);
    WaitForDRDY();
    set_adc_START(0);
    AdcOutput = ADS126xReadData(6, 1);
    VoltageReading = (double) AdcOutput * SupplyRefVolt / ((double) Gain * exp2(31));
    ExtRefVolt = VoltageReading;
    return ExtRefVolt;
}
```

Figure B-1: Code Snippet
Appendix C. Test & Calibration Procedure

An Excel document was used to post-process and analyze the data. This Excel file is included in the TIPD188 design files (TIDCAMB) for reference.

9.1 Overview of Test Setup

The PCB (TIPD188 BoosterPack) connects to the MSP430F5529 LaunchPad, as shown in Figure C-1. The LaunchPad provides the SPI and PC interfaces to collect and display the ADC bridge measurement data to the PC.

The PCB (TIPD188 BoosterPack) is placed under a thermostream temperature controller and the bridge output is measured across temperature (-40°C to +125°C), with and without utilizing ac bridge excitation. The data is post-processed and compared to the digital multimeter (DMM) measurements to determine the relative bridge measurement errors, with dc bridge excitation and ac bridge excitation technique.

NOTE: The term “dc bridge excitation” indicates that the bridge was measured without ac excitation. In this case, the bridge output is only measured once, without switching the bridge’s excitation voltage polarity.

The digital multimeter (DMM) measurements are required to provide a standard reference value for the ADC measurements, because the bridge resistors and bridge output will also drift over temperature. However, we only want to observe how much the ADC measurement results drift over temperature; not how much the bridge output voltage drifts over temperature.

NOTE: The DMMs measure both the bridge excitation voltage and bridge output voltage (DMM1 measures the bridge output and DMM2 measures the bridge excitation voltage). Since a single DMM cannot measure the bridge ratiometrically, both measurements are needed to determine the ADC’s ideal output code. The accuracy of the DMMs is crucial for determining the ADC’s accuracy; therefore, high resolution DMMs, such as the HP 3458A, are required for this test. The ADC and DMM measurements are also separately calibrated to provide matching results at room temperature. Offset and gain calibration are only performed at this single temperature-point so that ADC and DMM mismatches are only the effect of temperature-related offset drifts. The DMM must also measure the ac-excited bridge with both excitation voltage polarities to remove offsets in the path from the bridge output to the DMM input.

Figure C-1: Test System Block Diagram (Left) and Test Bench Setup (Right)
9.2 Calibration and Measurement Procedure

System offset and gain calibrations were performed once at room temperature for both the ADC and DMM results. Calibration correction calculations were only performed during data post-processing. The ADC calibration registers were configured to their respective default values. Overall three separate sets of calibration coefficients were measured and applied during post-processing; one set per measurement type. The three bridge measurement types are:

A. Measuring the dc-excited bridge with the ADC. This is the traditional bridge measurement technique that is measured here to acquire a baseline performance specification.

B. Measuring the ac excited bridge with the ADC. This is the bridge measurement technique that is applied in this TI design to improve the offset drift performance of the system.

C. Measuring the ac-excited bridge with multimeters DMM1 and DMM2. The multimeters provide an accurate bridge voltage which is used as a reference for calculating the error in the ADC measurements.

The offset-calibration procedure was performed as follows:

1. Set the thermostream to a standard room temperature (25°C). The system will be calibrated at this temperature.

2. Open switches SW1 and SW4 so that the bridge output voltage is nearly 0 V.

3. Measure the initial ADC’s reference voltage (using the ADC). See Appendix B.1 for this software procedure. Store the result as \( V_{REF\_INT\_ADC} \). (This value is only used to convert the ADC codes to voltages. In practice, the reference voltage does not need to be measured as the ADC code can be converted to a percentage of the full-scale load.)

4. Measure the excitation voltage of the bridge with the DMM2. Store the result as \( V_{REF\_INIT\_DMM} \).

5. Measure the initial offset voltage of the bridge with the DMM2 in three different ways:
   a. Measure the (average) dc-excited bridge output offset voltage with the ADC. Take the average of 16 samples (it may help to convert the samples from hexadecimal to decimal, making sure the sign is correct) to reduce the noise in the offset measurement result. Convert the average code to a voltage (using \( V_{REF\_INIT\_ADC} \)) as shown in Equation C-1. Store the result as \( \text{OFFSET}_{DC} \).

   \[
   \text{OFFSET}_{DC} (V) = \left( \frac{\text{CODE}}{2^{32}} \cdot \frac{2 \cdot V_{REF\_INIT\_ADC}}{\text{GAIN}} \right) \quad (C-1)
   \]

   (NOTE: “CODE” is the ADC’s output code and “GAIN” is 32 V/V. Equation C-1 may be used generally to convert ADS1262 output codes to their voltage representations).

   b. Measure the (average) ac-excited bridge output offset voltages with the ADC. Take a total of 32 samples (16 samples for each excitation polarity). Average the 16 samples taken with each excitation polarity. Convert these average codes to voltages (using \( V_{REF\_INIT\_ADC} \)) then plug these averages into Equation 3 to calculate the average ac-excited bridge offset voltage (subtract these two averages, and then divide by 2). Store the result as \( \text{OFFSET}_{AC} \).
c. Measure the (average) ac-excited bridge output offset voltages with DMM1. Take a measurement for each excitation polarity and store the results as $V_{OS\_DMM\_P}$ and $V_{OS\_DMM\_N}$.

($V_{OS\_DMM\_P}$ is the bridge output offset voltage with a positive excitation polarity and $V_{OS\_DMM\_N}$ is the bridge output offset voltage with a negative excitation polarity).

While measuring the bridge output, also measure the bridge excitation voltages with DMM2. Take a measurement for each excitation polarity and store the results as $V_{REF\_OS\_DMM\_P}$ and $V_{REF\_OS\_DMM\_N}$.

($V_{REF\_OS\_DMM\_P}$ is the bridge output offset voltage for a positive excitation polarity, $V_{REF\_OS\_DMM\_N}$ is the bridge output offset voltage for a negative excitation polarity).

To compute the offset voltage coefficient of the DMM measurements normalize and average the DMM voltage readings to simulate a ratiometric measurement, as shown in Equations C-2 through C-4. Store the result as $OFFSET_{DMM}$.

\[
V_{OS\_DMM\_P\_NORM} = \frac{V_{REF\_INIT\_DMM}}{V_{REF\_OS\_DMM\_P}} \cdot V_{OS\_DMM\_P}
\]  

(C-2)

\[
V_{OS\_DMM\_N\_NORM} = \frac{V_{REF\_INIT\_DMM}}{V_{REF\_OS\_DMM\_N}} \cdot V_{OS\_DMM\_N}
\]  

(C-3)

\[
OFFSET_{DMM} = \frac{V_{OS\_DMM\_P\_NORM} - V_{OS\_DMM\_N\_NORM}}{2}
\]  

(C-4)

Next the bridge offset drift was measured across temperature for the “no load” condition:

6. Change the temperature setting of the thermostream. Wait 5 minutes (“soaking time”) for the system temperature to stabilize to the ambient temperature.

7. Measure the output voltage of the bridge using the three measurement methods.

   a. Measure the (average) dc-excited bridge output offset voltage with the ADC. Take the average of 16 samples and convert the average code to a voltage (using $V_{REF\_INIT\_ADC}$). Subtract $OFFSET_{DC}$ from this value and store the result as $V_{OS\_DC\_<X>\_C}$ (where “<x>” is the current ambient temperature).

   b. Measure the (average) ac-excited bridge output offset voltage with the ADC. Take 32 samples (16 samples for each excitation polarity). Calculate the average values for each polarity and convert these values to voltages (using $V_{REF\_INIT\_ADC}$). Calculate a single average voltage using Equation 3. Subtract $OFFSET_{DC}$ from this value and store the result as $V_{OS\_AC\_<X>\_C}$ (where “<x>” is the current ambient temperature).
c. Measure the (average) ac-excited bridge output offset voltages with DMM1. Take a measurement for each excitation polarity and store the results as $V_{OS\_DMM, <X>^C\_P}$ and $V_{OS\_DMM, <X>^C\_N}$.

(“$V_{OS\_DMM, <X>^C\_P}$” is the bridge output offset voltage with a positive excitation polarity and “$V_{OS\_DMM, <X>^C\_N}$” is the bridge output offset voltage with a negative excitation polarity).

While measuring the bridge output, also measure the bridge excitation voltages with DMM2. Take a measurement for each excitation polarity and store the results as $V_{REF\_OS\_DMM, <X>^C\_P}$ and $V_{REF\_OS\_DMM, <X>^C\_N}$.

(“$V_{REF\_OS\_DMM, <X>^C\_P}$” is the bridge output offset voltage for a positive excitation polarity, “$V_{REF\_OS\_DMM, <X>^C\_N}$” is the bridge output offset voltage for a negative excitation polarity, and “$<X>$” is the current ambient temperature).

To compute the ideal voltage (as should have been seen by the ADC) normalize, average, and subtract the offset from the DMM voltage readings then store the result as $V_{OS\_DMM, <X>^C}$, as shown in Equations C-5 through C-7.

\[
V_{OS\_DMM, <X>^C\_P\_NORM} = \left( \frac{V_{REF\_INIT\_DMM}}{V_{REF\_DMM, <X>^C\_P}} \right) \cdot V_{OS\_DMM, <X>^C\_P} \quad (C-5)
\]

\[
V_{OS\_DMM, <X>^C\_N\_NORM} = \left( \frac{V_{REF\_INIT\_DMM}}{V_{REF\_DMM, <X>^C\_N}} \right) \cdot V_{OS\_DMM, <X>^C\_N} \quad (C-6)
\]

\[
V_{OS\_DMM, <X>^C} = \frac{V_{OS\_DMM, <X>^C\_P\_NORM} - V_{OS\_DMM, <X>^C\_N\_NORM}}{2} - OFFSET_{DMM} \quad (C-7)
\]

8. Repeat steps 6 and 7 for all desired temperature settings. Compare all $V_{OS\_DC, <X>^C}$ and $V_{OS\_AC, <X>^C}$ to $V_{OS\_DMM, <X>^C}$ to see if the ac bridge excitation improved the offset drift performance for the “no load” condition.

Next the gain-calibration procedure was performed as follows:

9. Set the thermostream to a standard room temperature (25°C). The system will be calibrated at this temperature. (Allow time for the system to stabilize back to room temperature if needed.)

10. Close switches SW1 and SW4. (The full-scale bridge output voltage is about 10 mV).

11. Measure the full-scale output voltage of the bridge in three different ways:

   a. Measure the dc-excited full-scale bridge output voltage with the ADC. Take the average of 16 samples to reduce the noise in the offset measurement result. Convert the average code to a voltage (using $V_{REF\_INIT\_ADC}$) and subtract $OFFSET_{DC}$. Finally, divide 10 mV by this result and store as $GAIN_{DC}$.

   b. Measure the (average) ac-excited full-scale bridge output voltages with the ADC. Take a total of 32 samples (16 samples for each excitation polarity). Average the 16 samples taken with each excitation polarity. Convert these average codes to voltages (using $V_{REF\_INIT\_ADC}$) then substitute these two average measurements into Equation 3, to get a single averaged result. Finally, divide 10 mV by this result and store as $GAIN_{AC}$.
c. Measure the ac-excited full-scale bridge output voltages with DMM1. Take a measurement for each excitation polarity and store the results as $V_{FS\_DMM\_P}$ and $V_{FS\_DMM\_N}$.

("$V_{FS\_DMM\_P}$" is the full-scale bridge output voltage with a positive excitation polarity and "$V_{FS\_DMM\_N}$" is the full-scale bridge output voltage with a negative excitation polarity).

While measuring the bridge output, also measure the bridge excitation voltages with DMM2. Take a measurement for each excitation polarity and store the results as $V_{REF\_FS\_P}$ and $V_{REF\_FS\_N}$.

("$V_{REF\_FS\_DMM\_P}$" is the full-scale bridge output voltage with a positive excitation polarity and "$V_{REF\_FS\_DMM\_N}$" is the full-scale bridge output voltage with a negative excitation polarity).

To compute the gain calibration coefficient for the DMM measurements, normalize, average, and subtract the (averaged) ac-excited bridge offset voltage from the DMM voltage readings. Then, divide 10 mV by this result and store this value as $GAIN_{DMM}$, as shown in Equations C-8 through C-10.

$$V_{FS\_DMM\_P\_NORM} = \left(\frac{V_{REF\_INIT\_DMM}}{V_{REF\_FS\_DMM\_P}}\right) \cdot V_{FS\_DMM\_P} \quad (C-8)$$

$$V_{FS\_DMM\_N\_NORM} = \left(\frac{V_{REF\_INIT\_DMM}}{V_{REF\_FS\_DMM\_N}}\right) \cdot V_{FS\_DMM\_N} \quad (C-9)$$

$$GAIN_{DMM} = \frac{10mV}{\frac{V_{FS\_DMM\_P\_NORM} - V_{FS\_DMM\_N\_NORM}}{2} - OFFSET_{DMM}} \quad (C-10)$$

Finally, the bridge offset drift was measured across temperature for the “max load” condition:

12. Change the temperature setting of the thermostream. Wait 5 minutes (“soaking time”) for the system temperature to stabilize to the ambient temperature.

13. Measure the output voltage of the bridge using the three measurement methods.

a. Measure the dc-excited full-scale bridge output voltage with the ADC. Take 16 samples and convert the average result to a voltage (using $V_{REF\_INIT\_ADC}$). Subtract $OFFSET_{DC}$ from this value, multiply by $GAIN_{DC}$, and store the result as $V_{FS\_DC\_<X>^\circ C}$ (where “$<x>$” is the current ambient temperature).

b. Measure the (average) ac-excited full-scale bridge output voltage with the ADC. Take 32 samples (16 samples for each excitation polarity). Average the 16 samples taken with each excitation polarity. Convert the averages to voltages (using $V_{REF\_INIT\_ADC}$). Calculate a single average voltage using Equation 3. Subtract $OFFSET_{DC}$ from this value, multiply by $GAIN_{AC}$, and store the result as $V_{FS\_AC\_<X>^\circ C}$ (where “$<x>$” is the current ambient temperature).
c. Measure the ac-excited full-scale bridge output voltages with DMM1. Take a measurement for each excitation polarity and store the results as $V_{FS\_DMM\_<X>\_P}$ and $V_{FS\_DMM\_<X>\_N}$.

($V_{FS\_DMM\_<X>\_P}$ is the full-scale bridge output voltage for a positive excitation polarity and $V_{FS\_DMM\_<X>\_N}$ is the full-scale bridge output voltage for a negative excitation polarity, and “<X>” is the current ambient temperature).

While measuring the bridge output, also measure the bridge excitation voltages with DMM2. Take a measurement for each excitation polarity and store the results as $V_{REF\_FS\_DMM\_<X>\_P}$ and $V_{REF\_FS\_DMM\_<X>\_N}$.

($V_{REF\_FS\_DMM\_<X>\_P}$ is the bridge output offset voltage with a positive excitation polarity, $V_{REF\_FS\_DMM\_<X>\_N}$ is the bridge output offset voltage with a negative excitation polarity, and “<X>” is the current ambient temperature).

To compute the ideal voltage (as should have been seen by the ADC) normalize, average, subtract the offset, and multiply by the gain calibration coefficient before storing the result as $V_{FS\_DMM\_<X>\_C}$, as shown in Equations C-11 through C-13.

\[
V_{FS\_DMM\_<X>\_P\_NORM} = \left( \frac{V_{REF\_INIT\_DMM}}{V_{REF\_FS\_DMM\_<X>\_P}} \cdot V_{FS\_DMM\_<X>\_P} \right) \quad (\text{C-11})
\]

\[
V_{FS\_DMM\_<X>\_N\_NORM} = \left( \frac{V_{REF\_INIT\_DMM}}{V_{REF\_FS\_DMM\_<X>\_N}} \cdot V_{FS\_DMM\_<X>\_N} \right) \quad (\text{C-12})
\]

\[
V_{FS\_DMM\_<X>\_C} = \left( \frac{V_{FS\_DMM\_<X>\_P\_NORM}}{2} - \frac{V_{FS\_DMM\_<X>\_N\_NORM}}{2} - OFFSET_{DMM} \right) \cdot GAIN_{DMM} \quad (\text{C-13})
\]

14. Repeat steps 12 and 13 for all desired temperature settings. Compare all $V_{FS\_DC\_<X>\_C}$ and $V_{FS\_AC\_<X>\_C}$ to $V_{FS\_DMM\_<X>\_C}$ to see if ac bridge excitation improved the offset drift performance for the "max load" condition.