TI Designs — Precision: CerTfied Design

Analog Linearized 3-Wire PT100 RTD to 2-Wire 4-20mA Current Loop Transmitter Reference Design

TI Designs — Precision

TI Designs — Precision are analog solutions created by TI’s analog experts. CerTfied Designs offer the theory, component selection, simulation, complete PCB schematic & layout, bill of materials, measured performance, and certification testing results of useful circuits. Circuit modifications that help to meet alternate design goals are also discussed.

Circuit Description

This 2-wire 4-20mA sensor transmitter uses analog linearization methods to provide a simple single-chip solution to interface 3-wire PT100 resistive temperature detectors (RTD) to 4-20mA current loops.

Design Resources

TIPD161 All Design files
XTR105 Product Folder

WEBENCH® Design Center
TI Designs - Precision Library

Ask The Analog Experts

WEBENCH® Design Center
TI Designs - Precision Library

WEBENCH is a registered trademark of Texas Instruments
1 Design Summary

The design requirements are as follows:

- Loop Supply Voltage: +7.5 – 40V
- Input: 3-Wire PT100 RTD
- RTD Temperature Range: -200 - 800°C (1000°C span)
- Output: 4-20mA 2-Wire Current Loop
  - Ideal Output Slope of 16μA/°C
- Circuit Protection: Protected against IEC61000-4 Transients and EMI/EMC

The design goals and performance for the RTD sensor transmitter are summarized in Table 1. Figure 1 and Figure 2 depict the unadjusted and calibrated temperature accuracy results for the design.

Table 1: Comparison of Design Goals, Simulated, and Measured Performance

<table>
<thead>
<tr>
<th>Specification</th>
<th>Goals</th>
<th>Calculated</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total Unadjusted Error (TUE)</td>
<td>±5°C, (±0.5 %FSR)</td>
<td>±3.83°C, (±0.383 %FSR)</td>
<td>±5.87°C, (-0.587 %FSR)</td>
</tr>
<tr>
<td>Calibrated Output Error</td>
<td>±2°C, (±0.2%FSR)</td>
<td>±1.35°C, (±0.135 %FSR)</td>
<td>±0.8°C, (±0.08 %FSR)</td>
</tr>
<tr>
<td>IEC61000-4 Immunity</td>
<td>Pass</td>
<td>n/a</td>
<td>Pass</td>
</tr>
</tbody>
</table>

Figure 1: Measured Unadjusted Temperature Error

Figure 2: Calibrated Temperature Error
2 Theory of Operation

3-wire RTD sensors require excitation sources, amplification, and linearization circuits to convert the RTD resistance into a linear output representing temperature \(^1\). In this application, the linearized RTD output will be transmitted over a standard 2-wire 4-20mA current loop to a 2-wire analog input module for use in process/control applications. The complete RTD sensor conditioning and 2-wire transmitter circuitry for this design is featured in a single integrated component, the XTR105, as shown in Figure 3. The output current transfer function of the transmitter is shown in Equation 1.

\[
I_{\text{OUT}}(\text{mA}) = \left( V^+_{\text{IN}} - V^-_{\text{IN}} \right) \cdot \left( \frac{40000}{R_G} \right) + 4
\]  

2.1 Input Amplification and Linearization Stage

The input amplification and linearization stage of the XTR105 is shown in Figure 4. It is comprised of two excitation current sources, \(I_{R1}\) and \(I_{R2}\), several passive components, and two op amps, \(U1\) and \(U2\), that work together to amplify and linearize the RTD resistance. The two 800μA current sources, \(I_{R1}\) and \(I_{R2}\), are used to create voltage drops across the RTD and zero-scale resistor, \(R_Z\). Using two current sources allows for the lead resistances of the 3-wire RTD to be cancelled \(^1\). The difference in voltage drops across the RTD and \(R_Z\) resistors creates the differential input voltage, \(V_{\text{IN}}\), to the XTR105 input stage. Differential and common-mode input filters are formed with \(R_{F1}\), \(R_{F2}\), \(C_{D}\), \(C_{CM1}\), and \(C_{CM2}\) which help reject noise that may couple into the RTD lead wires.
The gain of the input stage, formed by U1 and U2, is set by the ratio of the external resistor, $R_G$, and internal resistor, $R_{LIN}$. The U1 output controls the amount of current the $Q_3$ JFET sources to the output stage. The JFET current, $I_{Q3}$, is the sum of a 100μA offsetting current source and a current proportional to the differential input voltage, $V_{IN}$, and the ratio of the $R_{LIN1}$ and $R_G$ resistors. The 100μA offsetting current source is included so a zero-volt differential input signal results in a transmitter output of 4mA after the output stage gain. The transfer function for the output current of the input stage is shown in Equation 2.

The U2 amplifier also provides a controlled amount of positive feedback that increases the excitation current to the RTD over the span of the measurement. The increase in excitation current is designed to correct for the decrease in RTD sensitivity ($\alpha$) over the span of the temperature measurement $[1][2]$. The amount of excitation current increase through the RTD is set by $R_{LIN1}$. $R_{LIN2}$ balances the circuit, increasing the effectiveness of the lead resistance cancellation.

**Figure 4: XTR105 Input Excitation, Linearization, and Amplification Stage**

$$I_{Q3}(\mu A) = (V^{+IN} - V^{-IN}) \times \left( \frac{R_{LIN1}}{R_G} \right) + 100\mu A = V_{IN} \times \left( \frac{1000}{R_G} \right) + 100\mu A$$  \hspace{1cm} (2)
2.2 Output Current Loop Driver Stage

The output current loop driver stage controls the output current in the 2-wire loop based on the output current from the input stage, \( I_{Q3} \). The \( I_{Q3} \) current passes through the \( R_{G2} \) resistor creating a voltage at the non-inverting input of U3. U3 controls the current flowing through the external transistor, Q2, so the voltage drop across \( R_{G1} \) is equal to the drop across \( R_{G2} \). The sensor excitation currents as well as the current for circuitry powered from the \( V_{REG} \) output (\( I_{RET} \)) also flow through \( R_{G1} \) and the op amp controls the Q2 output to provide the remaining required current \([5]\). The transfer function for the output stage is shown in Equation 3.

\[
I_0 (mA) = (I_{Q3}) \times \left(1 + \frac{R_{G2}}{R_{G1}}\right)
\]

(3)

Figure 5: XTR105 Current Loop Transmitter Circuitry

3 Component Selection

3.1 XTR105

The XTR105 is a single-chip 2-wire current loop sensor transmitter designed specifically for 2 or 3-wire PT100 RTD sensors. The XTR105 integrates the excitation sources, amplification, linearization, and current loop drive circuitry described in Section 2. The linearization engine in the XTR105 results in roughly 40:1 improvement in the linearity of the final output current over the measured temperature span versus a non-linearized RTD sensor as shown in Section 4.2.

The XTR105 features strong dc specifications with a maximum 100μV initial offset and 1.5μV/°C drift. The maximum span error is 0.2% with 35ppm/°C of span drift. The internal 4mA zero-scale offsetting circuitry has a maximum error of 25μA. The internal 800 μA excitation sources have a maximum error of 0.2% with matching of 0.1%. The maximum non-linearity of 0.01% enables strong post-calibration accuracy.
### 3.2 Passive Component Selection

Four external resistors are required to configure the gain, offset, and linearization circuitry for the XTR105 based on the desired 3-wire RTD temperature measurement range. These resistors are \( R_Z \), \( R_G \), \( R_{LIN1} \), and \( R_{LIN2} \). The \( R_z \) resistor is selected to produce a zero-volt differential input signal when the RTD is at the minimum resistance \( (R_{RTD}(T_{MIN})) \) as shown in Equation 4.

\[
R_Z = R_{RTD@TMIN} \tag{4}
\]

\( R_G \) sets the gain of the circuit and is based on the change of the RTD over the measurement temperature span. The complete equation to calculate the \( R_G \) value is shown in Equation 5 where \( R_{RTD}(T_{MAX}) \) is the maximum RTD resistance over the measurement temperature and \( R_{RTD}(T_{MID}) \) is equal to \( R_{RTD}(T_{MAX}) - R_{RTD}(T_{MIN}) / 2 \).

\[
R_G = \frac{2(R_{MAX} - R_Z)R_{MAX} - R_Z}{R_{MAX} - R_{MID}}
\]

Where
\[
R_{MAX} = R_{RTD@TMAX}
\]
\[
R_{MID} = R_{RTD@TMID}
\]
\[
T_{MID} = \frac{T_{MAX} - T_{MIN}}{2}
\]

\[
R_{LIN1} = \frac{R_{LIN}(R_{MAX} - R_{MID})}{2(2R_{MID} - R_{MAX} - R_Z)}
\]

\[
R_{LIN2} = \frac{(R_{LIN} + R_G)(R_{MAX} - R_{MID})}{2(2R_{MID} - R_{MAX} - R_Z)}
\]

Where
\[
R_{LIN} = 1000 \Omega
\]

The minimum, mid, and maximum values of a PT100 RTD operating from -200°C to 800°C are shown in Table 2.

<table>
<thead>
<tr>
<th>Table 2: PT100 Resistance Values for -200°C to 800°C Span</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Temperature</strong></td>
</tr>
<tr>
<td>RTD((T_{MIN}))</td>
</tr>
<tr>
<td>RTD((T_{MID}))</td>
</tr>
<tr>
<td>RTD((T_{MAX}))</td>
</tr>
</tbody>
</table>

Plugging the RTD resistance values from Table 2 into Equations 4 –6 results in the external passive component values shown in Table 3. The closest 0.1% values are also shown along with the error resulting from the discrepancy from the ideal value.

<table>
<thead>
<tr>
<th>Table 3: XTR105 Zero, Gain, and Linearity Resistor Selections with Error</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Calculated Value</strong></td>
</tr>
<tr>
<td>( R_Z )</td>
</tr>
<tr>
<td>( R_G )</td>
</tr>
<tr>
<td>( R_{LIN1} )</td>
</tr>
<tr>
<td>( R_{LIN2} )</td>
</tr>
</tbody>
</table>

The two 800μA excitation currents flow through the \( R_{CM} \) resistor to bias the differential input signal to within the XTR105 input common-mode voltage range of 1.25 V to 3.5 V. The minimum resistance is calculated in Equation 7.

\[
R_{CM\_MIN} = \frac{1.25V}{2 \cdot 800\mu A} = 781.3 \Omega \tag{7}
\]
R<sub>CM</sub> was selected to be a standard value of 1 kΩ, resulting in a minimum common-mode input voltage of 1.6 V.

Most temperature measurements do not require high bandwidths because the change in temperature is not very fast. In this design, the inputs to the XTR105 have been filtered to reduce interference from extrinsic noise sources. R<sub>F1</sub> and R<sub>F2</sub> combine with C<sub>D</sub>, C<sub>CM1</sub> and C<sub>CM2</sub> to form common-mode and differential input filters. The common-mode filter cutoff frequency is set roughly forty times greater than the differential filter to prevent component tolerances from degrading the common-mode rejection of the amplifier. The cutoff frequencies for these filters are calculated in Equation 8.

\[
\begin{align*}
  f_{\text{3dB_CM}} &= \frac{1}{2 \pi \cdot (2 \cdot 10 \text{kΩ}) \cdot 0.01 \mu \text{F}} = 1591 \text{Hz} \\
  f_{\text{3dB_DIFF}} &= \frac{1}{2 \pi \cdot 10 \text{kΩ} \cdot 0.22 \mu \text{F}} = 36 \text{Hz}
\end{align*}
\]

### 3.3 Protection Component Selection

![Figure 6: Simplified Schematic Showing Output Protection Components](image)

The protection scheme in this design, shown in Figure 6, is intended to provide immunity to EMI/RFI interference and transient voltage disturbances as described in the IEC61000-4 tests\(^5\).\(^6\).\(^7\).\(^8\).\(^9\).\(^10\) . The IEC61000-4 transients have two components: a high frequency component and a high energy component. Therefore the protection strategy focuses on attenuating the high frequency transients and diverting the energy from the high energy components away from the sensitive circuitry\(^4\).

Attenuation is achieved through resistors and capacitors that attenuate high-frequency transients and also limit series current. Ferrite beads are used to maintain dc accuracy while still limiting current from high frequency transients. Capacitors placed between the output terminals help attenuate transient energy from high frequency tests such as electrostatic discharge (ESD) and electrically fast transients (EFT).
Diverting the large energy transients is accomplished using transient voltage suppressor (TVS) diodes. The protection scheme must limit the level of the voltage transients to a level less than the absolute maximum rating for the output of the XTR105. More information on the IEC61000-4 tests and the protection circuitry requirements can be obtained in TIPD153 [4].

3.3.1 Reverse Protection Diode

A Schottky diode rectifier is used in this design to prevent damage to the components in the design if the supply and output wires are connected improperly. Selection of this diode should be based on low reverse leakage current and low forward voltage. The BAS70 was chosen for this design because it features low forward voltages of 0.41V, a maximum reverse breakdown voltage of 70V and forward current rating of 70mA continuous. A diode bridge could have been used to maintain proper transmitter operation regardless of the wiring connections at the cost of an extra diode drop in the loop.

3.3.2 TVS Diode

A bidirectional TVS diode is used to divert energy from high voltage transients away from the XTR105 and sensor. Select the TVS diode based on the working voltage, breakdown voltage, leakage current and power rating. The working voltage specification defines the largest reverse voltage that the diode is meant to be operated at continuously without it conducting. This is the voltage at the “knee” of the reverse breakdown curve where the diode begins to break down and exhibits some small leakage current. As the voltage increases above the working voltage, more current will begin to flow through the diode. The breakdown voltage defines the reverse voltage at which the diode is fully allowing current to flow. It is important to keep in mind that if large currents flow through the diode, the breakdown voltage will rise.

The diode breakdown voltage should be low enough to protect all components connected to the output terminals and to provide headroom to continue providing this protection as the breakdown voltage rises with large currents. In this design the working voltage of the TVS diode should be at or above the upper limit of the allowed supply voltages since any higher voltage would cause leakage through the diode. In this case the SMBJ40CA diode was selected with a working voltage of 40V, breakdown voltage of 44 V, and power rating of 600 W.

An additional parameter to consider for TVS diode selection is leakage current. At the working voltage, when the diode is not operating in its breakdown region, some current will flow through the diode and can affect system accuracy. The diode selected for this design features 1 µA maximum leakage current at the working voltage.

3.3.3 Passive Components

Series ferrite beads and a parallel capacitor are used to attenuate transient signals that may remain after passing across the TVS diode. The ferrites are chosen based on their current rating, impedance at dc, and impedance at high frequency. In this design the chosen ferrites feature 42 mΩ max impedance at dc, 600 Ω impedance at 100MHz, and 3 A current rating. The capacitor chosen has a voltage rating of 100V.
4 Circuit Performance Calculations

The circuit performance is based on the specifications of the XTR105 and the external \( R_Z, R_G, R_{LIN1} \), and \( R_{LIN2} \) resistors. The final temperature accuracy depends also on the effectiveness of the RTD non-linearity correction methods.

4.1 Circuit Accuracy

A simplified error calculation using only the dominant error terms is shown in this section. A full error calculation is shown in the datasheet for the XTR105 that includes all error sources in the XTR105. The specifications that dominate the XTR105 performance are listed in Table 4.

Table 4: XTR105 Performance Specifications

<table>
<thead>
<tr>
<th>XTR105 Specification</th>
<th>Maximum Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Offset (mV)</td>
<td>0.1</td>
</tr>
<tr>
<td>Zero Current Error (( \mu A ))</td>
<td>25</td>
</tr>
<tr>
<td>Excitation Current Error (%)</td>
<td>0.2</td>
</tr>
<tr>
<td>Gain Error (%)</td>
<td>0.2</td>
</tr>
<tr>
<td>Nonlinearity (%)</td>
<td>0.01</td>
</tr>
</tbody>
</table>

The total unadjusted error, TUE, of the XTR105 can be roughly calculated as shown in Equation 9.

\[
TUE_{XTR105}(\%FSR) = \left( \frac{V_{OS}}{V_{IN\_SPAN}} \right)^2 + \frac{Zero_{OUT\_SPAN}}{V_{IN\_SPAN}}^2 + \frac{GainError\%}{100}^2 + \frac{ExcitationError\%}{100}^2 + \frac{Nonlinearity\%}{100}^2 \right) \times 100
\]

(9)

The \( R_Z \) resistor tolerance and deviation from the ideal calculated value introduce offset errors into the design. The errors caused by tolerance (\( R_{Z\_TOL} \)) actual value (\( R_{Z\_ACTUAL} \)) of \( R_Z \) are calculated in Equation 10.

\[
R_{Z\_TOL} = 0.1\%FSR
\]

\[
R_{Z\_ACTUAL}(\%FSR) = \left( R_{Z\_TOL} - R_{Z\_IDEAL} \right) \times 800\mu A \times 100
\]

(10)

\[
R_{Z\_ACTUAL}(\%FSR) = \left( \frac{18.7 - 18.52}{0.2856} \right) \times 100 = 0.05\%FSR
\]

The \( R_G \) resistor tolerance and deviation from the ideal calculated value introduce gain errors into the design. The errors caused by tolerance (\( R_{G\_TOL} \)) actual value (\( R_{G\_ACTUAL} \)) of \( R_G \) are calculated in Equation 11.

\[
R_{G\_TOL} = 0.1\%FSR
\]

\[
R_{G\_IDEAL}(\%FSR) = \left( R_{G\_TOL} \right) \times 100
\]

(11)

\[
R_{G\_IDEAL}(\%FSR) = \left( \frac{845 - 844.794}{844.794} \right) \times 100 = 0.025\%FSR
\]

The XTR105 errors can be combined with the errors from the external components to calculate the total error of the circuit as shown in Equation 12.

\[
I_{OUT}(\%FSR) = \sqrt{\left( TUE_{XTR105} \right)^2 + \left( R_{Z\_TOL} \right)^2 + \left( R_{Z\_ACTUAL} \right)^2 + \left( R_{G\_TOL} \right)^2 + \left( R_{G\_ACTUAL} \right)^2 \right) \times 100
\]

(12)
A worst-case calculation can be performed by directly adding the error sources together which yields a maximum output error of 0.876%FSR.

### 4.2 RTD Sensor Linearization Circuitry Accuracy

As shown in Figure 7 a PT100 RTD measurement will have roughly 4.2% nonlinearity over a -200C – 800C span if a simple endpoint fit is used. The linearization circuit in the XTR105 can ideally correct a standard RTD nonlinearity by over forty times compared with an end-point fit. Figure 7 displays the nonlinearity of a PT100 compared with the ideal output using the XTR105. As shown, the XTR105 linearization circuitry can ideally reduce the output nonlinearity to roughly ±0.075%FSR.

![Figure 7: XTR105 Linearization Circuitry Ideal Improvements](image)

Component tolerance and deviation from the ideal calculated value for RLIN1 will reduce the effectiveness of the linearization engine. The tolerance and deviation of RLIN2 will have minimal impact on the transfer function but will impact the effectiveness of the 3-wire RTD lead resistance cancellation. The accuracy of the linearization engine and the effects of RLIN1 are combined with the error calculations to predict the final transmitter accuracy as shown in Equation 13.

\[
I_{OUT}(%FSR) = \left( \sqrt{TUE_{XTR105}^2 + \text{Linearization Error}^2 + (R_{LIN1,TOL})^2 + (R_{LIN1,ACTUAL})^2} \right) \times 100
\]

\[
I_{OUT}(%FSR) = \left( 0.359\% + (0.075\%)^2 + (0.1\%)^2 + (0.05\%)^2 \right) = 0.383\%FSR
\]

### 4.3 Calibrated Output Accuracy

The gain and offset calibration circuit shown and explained in Appendix A.3 can be used to remove the gain and offset errors of the circuit leaving only the linearity errors of the XTR105 gain stage and linearization circuitry. These terms are combined in Equation 14 which predicts the calibrated circuit accuracy.

\[
I_{OUT, CAL}(%FSR) = \left( \sqrt{XTR105_{NONLINEARITY}^2 + \text{Linearization Error}^2 + (R_{LIN1,TOL})^2 + (R_{LIN1,ACTUAL})^2} \right) \times 100
\]

\[
I_{OUT, CAL}(%FSR) = \left( 0.01\%^2 + 0.075\%^2 + 0.1\%^2 + 0.05\%^2 \right) \times 100 = 0.135\%FSR
\]
5 PCB Design

The PCB schematic and bill of materials can be found in Appendix A.1.

5.1 PCB Layout

For optimal performance of this design follow standard precision PCB layout guidelines, including proper decoupling close to all mixed signal integrated circuits and providing adequate power and GND connections with large copper pours.

Additional considerations must be made for providing robust EMC/EMI immunity. All protection elements should be placed as close to the output connectors as possible to provide a controlled return path for transient currents that does not cross sensitive components. Optimal dissipation of the transient energy occurs with wide, low-impedance, low-inductance traces along the output signal path and protection elements. When possible, copper pours are used in place of traces. Stitching the GND pours provides an effective return path around the PCB and helps reduce the impact of radiated emissions.

The layout for the design is shown in Figure 8.

---

Figure 8: Altium PCB Layout
6 Verification and Measured Performance

6.1 Measured Transfer Function with Precision Resistor Input

To test the accuracy of only the acquisition circuit, a series of calibrated high-precision discrete resistors were used as the input to the system. Figure 9 displays the output current of the system over an input span of 20 Ω to 380 Ω, roughly representing a PT100 RTD resistance change from -200°C to 800°C. The design performs as expected and outputs a linear 4-20mA over the input RTD temperature range.

![Fig 9: IOUT vs. RTD Temperature](image)

The output current error is displayed in Figure 10. Without including the nonlinearity due to the output correction, the design has a maximum gain error of roughly -0.08mA or -0.5%FSR.

![Fig 10: IOUT Error vs. RTD Temperature](image)
The output current error can be converted to output temperature error based on the ideal output slope of 0.016mA/°C or 62.5°C/mA. The output temperature error over the measurement range is shown in Figure 11.

![Temperature Error vs. RTD Temperature](image)

**Figure 11: Output Temperature Error vs. RTD Temperature**

By removing the offset and gain errors through manual calibration described in Appendix A.3 the results shown in Figure 12 were achieved. The final calibrated error is about ±0.8°C or 0.08% FSR which is within the range of the calculated value of 0.135% FSR.

![Calibrated Temperature Error vs. RTD Temperature](image)

**Figure 12: Calibrated Output Current Error vs. RTD Temperature**

### 6.2 Measured Result Summary

The measured performance is summarized and compared with the goals and calculated values in Table 5.

**Table 5: Comparison of Design Goals, Calculated, and Measured Performance**

<table>
<thead>
<tr>
<th>Specification</th>
<th>Goals</th>
<th>Calculated</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total Unadjusted Error (TUE)</td>
<td>±5°C, (±0.5 %FSR)</td>
<td>±3.83°C, (±0.383%FSR)</td>
<td>-5.87°C, (±0.587 %FSR)</td>
</tr>
<tr>
<td>Calibrated Output Error</td>
<td>±2°C, (±0.2%FSR)</td>
<td>±1.35°C, (±0.135%FSR)</td>
<td>±0.8°C, (±0.08%FSR)</td>
</tr>
</tbody>
</table>
7 Certification Testing Results

Class A performance for this EUT will be assigned for outputs that stay within 0.5% FSR (±80μA) of their intended value, during exposure to each IEC61000-4 disturbance. The output was configured to a 12mA static dc level before the tests and the input was not changed while the tests were active. The IEC61000-4 certifications do not specify what supporting equipment is used to monitor the output of the EUT. For this design, an Agilent 34401A 6.5 digit digital multi-meter with resolution set to fast 5.5 digit mode was selected to monitor the output current.

7.1 IEC61000-4-2: ESD (Electrostatic Discharge)

ESD tests were conducted at ±8 kV vertical and horizontal coupling plane and ±15 kV air discharge. ESD had minimal effect on the output current. During and after the tests the output stayed within 1% FSR of the output value. Table 6 summarizes the results of the ESD tests. Figure 13 and Figure 14 show the outputs during each test.

<table>
<thead>
<tr>
<th>Test</th>
<th>Level</th>
<th>Result</th>
<th>Class</th>
</tr>
</thead>
<tbody>
<tr>
<td>Horizontal Coupling Plane</td>
<td>8 kV</td>
<td>Pass</td>
<td>A</td>
</tr>
<tr>
<td>Vertical Coupling Plane</td>
<td>8 kV</td>
<td>Pass</td>
<td>A</td>
</tr>
<tr>
<td>Air Discharge</td>
<td>15 kV</td>
<td>Pass</td>
<td>A</td>
</tr>
</tbody>
</table>

7.1.1 I_{OUT} ESD Results

Figure 13: ±8 - kV ESD Horizontal (left) and Vertical (right) Coupling Planes (HCP and VCP)

Figure 14: ±15 kV ESD Air Discharge
7.2  IEC61000-4-3: RI (Radiated Immunity)

Exposure to radiated emissions with field strengths at 10V/m and above caused the current output to deviate outside of the class A limit, resulting in a class B rating for these tests. After the test was completed the output current returned to normal operation without deviation. Table 7 summarizes the results of each test and Figure 15 through Figure 17 shows the output during each test.

<table>
<thead>
<tr>
<th>Antennae Orientation</th>
<th>Level</th>
<th>Result</th>
<th>Class</th>
</tr>
</thead>
<tbody>
<tr>
<td>Horizontal and Vertical</td>
<td>3 V/m</td>
<td>Pass</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>10 V/m</td>
<td>Pass</td>
<td>B</td>
</tr>
<tr>
<td></td>
<td>18 V/m</td>
<td>Pass</td>
<td>B</td>
</tr>
</tbody>
</table>

7.2.1  $I_{\text{OUT}}$ RI Results

Figure 15: Horizontal (left) and Vertical (right) Polarity at 3V/m

Figure 16: Horizontal (left) and Vertical (right) Polarity at 10V/m

Figure 17: Horizontal (left) and Vertical (right) Polarity at 18V/m
7.3  IEC61000-4-4: EFT (Electrically Fast Transient)

The electrical fast transient bursts had an effect on the output current at ±4kV, but almost no effect at ±2kV. After testing was complete normal functionality was restored. Table 8 summarizes the results of each test. Figure 18 and Figure 19 show the current and voltage outputs during each test.

<table>
<thead>
<tr>
<th>Level</th>
<th>Result</th>
<th>Class</th>
</tr>
</thead>
<tbody>
<tr>
<td>± 2 kV</td>
<td>Pass</td>
<td>A</td>
</tr>
<tr>
<td>± 4 kV</td>
<td>Pass</td>
<td>A</td>
</tr>
</tbody>
</table>

7.3.1  $I_{OUT}$ EFT Results

<table>
<thead>
<tr>
<th>Time (min)</th>
<th>Output Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>11.92</td>
</tr>
<tr>
<td>1</td>
<td>11.92</td>
</tr>
<tr>
<td>2</td>
<td>11.92</td>
</tr>
<tr>
<td>3</td>
<td>11.92</td>
</tr>
<tr>
<td>4</td>
<td>11.92</td>
</tr>
<tr>
<td>5</td>
<td>11.92</td>
</tr>
<tr>
<td>6</td>
<td>12.08</td>
</tr>
</tbody>
</table>

Figure 18: ±2 kV EFT

<table>
<thead>
<tr>
<th>Time (min)</th>
<th>Output Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>11.92</td>
</tr>
<tr>
<td>2</td>
<td>11.92</td>
</tr>
<tr>
<td>4</td>
<td>11.92</td>
</tr>
<tr>
<td>6</td>
<td>11.92</td>
</tr>
<tr>
<td>8</td>
<td>11.92</td>
</tr>
<tr>
<td>10</td>
<td>12.08</td>
</tr>
</tbody>
</table>

Figure 19: ±4 kV EFT
7.4 IEC61000-4-5: Surge

The electrical lightning surge bursts had little effect on the voltage and current outputs. After testing was complete normal functionality was restored. The Line-to-Line configuration connects the surge generator directly between the two terminals. Line-to-GND configurations connect the generator between the \( I_{OUT} \) terminal or RTN and the generator chassis GND.

Table 9 summarizes the results of each test Figure 20 and Figure 21 show the outputs during each test.

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Source Impedance</th>
<th>Level</th>
<th>Result</th>
<th>Class</th>
</tr>
</thead>
<tbody>
<tr>
<td>Line-to-Line</td>
<td>47 ( \Omega )</td>
<td>±0.5 kV</td>
<td>Pass</td>
<td>A</td>
</tr>
<tr>
<td>Line-to-GND – ( I_{OUT} )</td>
<td>47 ( \Omega )</td>
<td>±2 kV</td>
<td>Pass</td>
<td>A</td>
</tr>
<tr>
<td>Line-to-GND - RTN</td>
<td>47 ( \Omega )</td>
<td>±2 kV</td>
<td>Pass</td>
<td>A</td>
</tr>
</tbody>
</table>

7.4.1 \( I_{OUT} \) Surge Results

![IEC61000-4-5: ±500V Line to Line](image)

Figure 20: ±0.5 kV Surge - Line-to-Line

![IEC61000-4-5: ±2kV Line to Ground+](image)

![IEC61000-4-5: ±2kV Line to Ground-](image)

Figure 21: ±2 kV Surge - Line-to-Ground on \( I_{OUT} \) (left) and RTN (right)
7.5 IEC61000-4-6: CI (Conducted Immunity)

The conducted immunity tests caused deviations in the output current resulting in a Class B rating for these tests. The results are summarized in Table 10. Figure 22 and Figure 23 shows the behavior of the output during exposure to the CI test.

Table 10. IEC61000-4-6 Results

<table>
<thead>
<tr>
<th>Result</th>
<th>Class</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pass</td>
<td>B</td>
</tr>
</tbody>
</table>

7.5.1 $I_{\text{OUT}}$ CI Results

Figure 22: 3 Vrms Conducted Immunity Results

Figure 23: 10 Vrms Conducted Immunity Results
8 Modifications

The XTR105 is the only integrated solution available from Texas Instruments that convert a PT100 RTD to 4-20mA without any external active circuitry. A discrete solution could be used to create a similar system using an ADC, MCU, and DAC such as the design featured in http://www.ti.com/tool/TIDA-00095.

9 About the Authors

Collin Wells is an applications engineer in the Precision Linear group at Texas Instruments where he supports industrial products and applications. Collin received his BSEE from the University of Texas, Dallas.

10 Acknowledgements & References

The author wishes to acknowledge NTS (National Technical Systems) in Plano, TX for their assistance performing the electromagnetic compatibility tests.


Appendix A.

A.1 Electrical Schematic

The Altium electrical schematic for this design can be seen in Figure 24.

Figure 24: Altium Schematic
A.2 Bill of Materials

The bill of materials for this circuit can be seen in Figure 25.

<table>
<thead>
<tr>
<th>Item #</th>
<th>Quantity</th>
<th>Designator</th>
<th>Value</th>
<th>Description</th>
<th>Manufacturer</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
<td>C1, C4</td>
<td>0.01µF</td>
<td>CAP, CERM, 0.21µF, 50V, +/-5%, 0805</td>
<td>TDK</td>
<td>CD61C02G111TDJ2</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>C2</td>
<td>0.22µF</td>
<td>CAP, CERM, 0.22µF, 50V, +/-10%, 0805</td>
<td>MuRata</td>
<td>GRM21BR71H224KADIL</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>C5</td>
<td>0.1µF</td>
<td>CAP, CER, 0.1µF, 50V, +/-10%, 0805</td>
<td>AVX</td>
<td>08055C104KAT2A</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>C6, C6</td>
<td>0.01µF</td>
<td>CAP, CERM, 0.01µF, 50V, +/-10%, 0805</td>
<td>MuRata</td>
<td>GRM21BR71H039KD1D</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>D4</td>
<td></td>
<td>DIODE TVS ARRAY 16V SOD323</td>
<td>Bourns</td>
<td>CD66SD323T1S6C</td>
</tr>
<tr>
<td>6</td>
<td>2</td>
<td>F81, F82</td>
<td></td>
<td>300mA Fenna Bead, 600 ohm @ 100kHz</td>
<td>Bourns</td>
<td>HD6003C601R-10</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td>J1</td>
<td></td>
<td>Terminal Block, 5A, 3.5mm Pitch, 3-Pin, TH</td>
<td>On-Shore Technology</td>
<td>ED6663DS</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td>J9</td>
<td></td>
<td>Terminal Block, 5A, 3.5mm Pitch, 2-Pin, TH</td>
<td>On-Shore Technology</td>
<td>ED6562DS</td>
</tr>
<tr>
<td>9</td>
<td></td>
<td>Q1</td>
<td></td>
<td>Transistor, NPN, 45V, 0.1A, SOT-23</td>
<td>ON Semiconductor</td>
<td>BC547CTLT1G</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>Q2</td>
<td></td>
<td>Transistor, NPN, 45V, 1A, SOT-89</td>
<td>Diodes Inc</td>
<td>FC6908TA</td>
</tr>
<tr>
<td>11</td>
<td>2</td>
<td>R1, R7</td>
<td>10KΩ</td>
<td>RLS, 10K ohm, 1%, 0201, 0805</td>
<td>Vishay-Date</td>
<td>CRCW020210K0FR6A</td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>R2</td>
<td>18.7KΩ</td>
<td>RES SMD 18.7 Ohm 0.1% 1/4W 0805</td>
<td>TE Connectivity</td>
<td>S-162588-3</td>
</tr>
<tr>
<td>13</td>
<td></td>
<td>R3</td>
<td></td>
<td>0 Ω, DN - Short</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td></td>
<td>R4</td>
<td></td>
<td>0 Ω, DN - Short</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>R6</td>
<td>845Ω</td>
<td>RES SMD 845 Ohm 0.1% 1/10W 0805</td>
<td>TE Connectivity</td>
<td>1876446-2</td>
</tr>
<tr>
<td>16</td>
<td>1</td>
<td>R6</td>
<td>1290Ω</td>
<td>RES SMD 1290 Ohm 1%, 0201, 0805</td>
<td>Vishay-Date</td>
<td>CRCW02021K0FR6A</td>
</tr>
<tr>
<td>17</td>
<td>1</td>
<td>R1n1</td>
<td>2.7KΩ</td>
<td>RES SMD 2.7K Ohm 0.1% 1/10W</td>
<td>TE Connectivity</td>
<td>1576254-2</td>
</tr>
<tr>
<td>18</td>
<td>1</td>
<td>R1n2</td>
<td>4.99KΩ</td>
<td>RES SMD 4.99K Ohm 0.1% 1/10W</td>
<td>TE Connectivity</td>
<td>R753CA24389BTD</td>
</tr>
<tr>
<td>19</td>
<td></td>
<td>U1</td>
<td></td>
<td>IC, 4-20mA Current Transmitter with Sensor Excitation and Linearization</td>
<td>Texas Instruments</td>
<td>XTR105U</td>
</tr>
</tbody>
</table>

Figure 25: Bill of Materials
A.3 Manual Calibration Using Trim Potentiometers

The calibrated circuit results shown in Figure 12 were achieved using trim potentiometers to set the gain resistor, $R_G$, and zero resistor, $R_Z$, values as shown in Figure 26. The range of values for $R_G$ and $R_Z$ are shown in Table 11. The BOM featuring the hardware compensation components is shown in Figure 28.

<table>
<thead>
<tr>
<th>Calibration Element</th>
<th>Ideal Value</th>
<th>Calibration Range</th>
<th>Calibration % of Span</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_Z$</td>
<td>18.52 Ω</td>
<td>13.7 Ω + 10 Ω</td>
<td>-26% to +28%</td>
</tr>
<tr>
<td>$R_G$</td>
<td>844.79 Ω</td>
<td>825 Ω +50 Ω</td>
<td>-2.34% to +3.58%</td>
</tr>
</tbody>
</table>

Figure 26: Schematic with Calibration Components Shown

The results from Figure 27 are shown in terms of output current ($I_{OUT}$) error to help explain the calibration process. The first step is to set the $R_Z$ trim potentiometer with the RTD set to the minimum resistance (18.52 Ω). Adjust the output current to 3.99mA so at zero-scale the output will intersect the y-axis at 0.01mA below the ideal value of 4mA. Then adjust the $R_G$ trim resistor so the output is 19.987mA with the RTD set to the maximum value (375.7 Ω). The output should then be verified with the RTD set to the mid-temperature value of 300°C (212.05 Ω) and the output error should be very close to 12mA and can be adjusted up and down using the $R_G$ trim resistor if any final adjustments are required.
Figure 27: Calibrated Output Current Error vs. RTD Temperature

Figure 28: Hardware Calibration Bill of Materials
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated (“TI”) reference designs are solely intended to assist designers (“Buyers”) who are developing systems that incorporate TI semiconductor products (also referred to herein as “components”). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer’s systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. **HENCEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used.** Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

**TI REFERENCE DESIGNS ARE PROVIDED “AS IS”. TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER’S USE OF TI REFERENCE DESIGNS.**

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer’s safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that have specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer’s risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.