Passive Equalization For RS-485

TI Designs
TI Designs are analog solutions created by TI’s analog experts. Verified Designs offer theory, component selection, simulation, complete PCB schematic and layout, bill of materials and measured performance of useful circuits.

Design Resources
SN65HVD78

Design Features
- Evaluation of a passive equalization circuit on RS-485 connections
- Significant jitter reduction of RS-485 point to point connections
- Higher signal rates possible
- Low cost solution

Featured Applications
- Elevators
- Industrial robots

Block Diagram

![Block Diagram of Passive Equalization for RS-485](image)

Board Image

![Board Image](image)
1 Design Overview

Many industrial communication networks are unidirectional or bidirectional point to point connections. For RS-485 connections usually 100Ω or 120Ω cables are used. To avoid reflections, they typically have two corresponding termination resistors on the end of the cables.

![Figure 1. Typical point to point RS-485 connection](image)

Figure 2 shows a single-ended input signal into a RS-485 transceiver. This signal will be changed to a differential signal by the transceiver and will be changed back to a single ended output signal by the receiving transceiver on the other side of the bus.

![Figure 2. Single ended input signal from UART](image)

A single-ended communication line consists of one signal trace and a ground trace. A differential communication line consists of two signal traces where the second signal trace transports the inverted signal of the first one. The cables used are mostly shielded or unshielded twisted pair cables. This configuration helps to improve noise immunity, as the noise couples on to both cable connections in the same way and the differential voltage stays the same. As a signal travels through a transmission line, the signal gets altered by the cable’s parasitic effects and shows a typical low-pass filter characteristic.

Figure 3 shows two signals: the differential signal on top and the receiving single ended signal on the bottom. The gray trace on the top shows the theoretical differential output voltage. However, in reality the transmission line will change that signal to the red one, showing typical RC characteristics.

An ideal receiver compares the differential input voltages with zero volts. If the voltage on the A line is higher than the B line, the receiving pin R on the receiver will be high. If the voltage on the A line is lower than on the B line, the receiving pin R will be low. The transition takes place after the differential voltage signal changed its polarity, resulting in the time shifted single ended receiving output voltage, shown on the bottom in Figure 3.
If the data rate on the bus is high, the differential voltage very often does not reach the full output swing, resulting in a time shift of edges on the output line. The time shift of the edges is related to the distance of the signal relative to the signal’s full amplitude level. The closer the signal is to the full amplitude, the longer it will take to see the edge on the single ended receiving signal. This effect might be significant and can even destroy the signal by taking longer than a single bit period resulting in lost data.

Figure 4 shows a theoretical eye diagram of data signal received from a transmission line. The low-pass characteristic of the transmission line results in deviation of the edge positions in time. Since a signal may cross its logic threshold earlier or later depending on the data pattern. This effect is called data-dependent jitter.

Figure 3. Top: Theoretical (gray) and real (red) differential signal

Bottom: Output signal
To lower the jitter, closer analysis on the cable should be done. Figure 5 shows three different Bode plots and represents the idea of a passive equalizer from a frequency perspective. The cable itself, shown here in green, shows a typical low-pass filter characteristic. In the diagram the cable shows a roll off of -20 dB/decade. For real cables this is not always the case, but for a simple approach the cable can be seen that way.

![Figure 5. Bode plot cable (green), filter (cyan) and the resulting overall transfer function (blue)](image)

Figure 6 shows the termination network of a passive RS-485 equalizer circuit. This mirrored, differential termination network has a filter function, represented by the cyan curve in the Bode plot in Figure 5. The cable and the filter work in series and therefore combine to the blue “Combination” curve in the Bode plot. Depending on the value of the resistors and capacitors used, the low frequency attenuation will be adjusted to a certain amplitude level. The lower corner frequency of the filter should be in the same region as the cable corner frequency to get a more stable attenuation line on the combination network at higher frequencies.

![Figure 6. Passive RS-485 equalizer circuit](image)

In practical terms a longer flat Bode curve means a more equal ratio between low and high frequencies, resulting in more stable, less data dependent edge transitions on the receiving side. But, at the same time, the differential signal amplitude will be reduced by the filter, taking away some noise margin, as illustrated in Figure 7.
Comparing Figure 7 to Figure 3 shows this effect: The rising and falling edges on the single ended receiving side are closer to the differential transition time, and are less dependent on the differential signal level at the beginning of a bit change. This decreases jitter on the far end of the cable, which allows faster bit rates to be applied.

The filter attenuation and corner frequencies are dependent on the resistor and capacitor combination. Since reflections are especially bad for high speed signals, and the capacitors are “conducting” at high frequencies, the termination resistors in parallel to the transceivers stay 100\(\Omega\) to 120\(\Omega\) depending on the used cable. Sometimes slightly smaller resistors can achieve better results, but this needs to be verified for each application or circuit.

The four resistors \(R_{TL}\) and \(R_T\) build a voltage divider for DC voltages, setting the attenuation at low frequencies of the filter. To achieve a good ratio between the high and low frequencies, \(R_{TL}\) should be as big as possible. But increasing \(R_{TL}\) reduces the signal amplitude and therefore also the noise margin and possible cable distance. A good tradeoff is using a \(R_{TL}\) to \(R_T\) ratio of \(\frac{1}{2}\).

This results in an attenuation of around -9.5dB for low frequencies, or an amplitude reduction of two thirds. It is important to understand that this reduction is necessary to achieve the desired performance, but it also reduces the noise immunity. Since the signal strength on the receiving side needs to be bigger than the +/-200 mV thresholds defined in the EIA-485 standard, and due to the cable characteristics, e.g. resistance of the cable, this can be a limitation.

The lower filter corner frequency must be adjusted to match the -3dB cable frequency by selecting the proper capacitor values. Unfortunately the capacitor values are highly dependent on the setup due to the parasitic inductances, capacitances, and resistances of the boards, connectors, and cables in the application and therefore no direct simple formula can be given. Each application will have to obtain this value through empirical measurement, or system-level simulation techniques. Some examples for the Belden 3105A cable shall be given in Table 1.
The transceiver used in the following example was a TI SN65HVD78 with a bit rate of 50Mbps across cables of 50, 100, and 150 meter lengths.

Table 1. Termination networks for different cable lengths

<table>
<thead>
<tr>
<th>Cable length [m]</th>
<th>Termination resistor parallel [Ω]</th>
<th>Termination resistor series [Ω]</th>
<th>Termination capacitor series [pF]</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>120</td>
<td>60</td>
<td>340</td>
</tr>
<tr>
<td>100</td>
<td>120</td>
<td>60</td>
<td>340</td>
</tr>
<tr>
<td>150</td>
<td>120</td>
<td>60</td>
<td>390</td>
</tr>
</tbody>
</table>

2 Schematic

The schematic for the passive equalizer RS-485 reference design is shown below. The board identical to the RS-485 EVM, with the addition of capacitors C14-C17.

![Figure 8. Schematic](image.png)
3 Test Waveforms

The following waveforms were recorded using the SN65HVD78 3.3-V RS-485 transceiver and a DC power supply of 3.3 V. The function generator used a PRBS $2^{16}-1$ data pattern in order to simulate a typical data stream.

Figure 9

Figure 9. 120Ω reference termination resistor on a 100m cable at 50Mbps and 11.4ns jitter. Differential channel resolution is 2V/div.

For the measurement of the equalizer network, the differential channel 3 was changed to 1V/div. Figure 10 shows a smaller jitter value than the value shown in Figure 9. This demonstrates the significant performance improvement that could be gained as a result of implementing the termination network.

The edges on the receiving channel 2 were also observed to not be 100% aligned; the rising edge is faster than the falling edge. This is because of the failsafe bias of the SN65HVD78 transceiver. The positive going threshold voltage is -70mV, and the negative going threshold voltage is -150mV, which results in the timing differences. This could be improved by selecting a receiver whose logic thresholds are symmetrical about 0 V or by adding a small negative differential offset in order to compensate for the effects of the failsafe biasing.
Figure 10. Passive equalizer eye diagrams on a 100m cable at 50Mbps and 5.8ns jitter. Parallel termination resistor 120Ω, series termination resistor 60Ω, series capacitor 680pF. Differential channel resolution is 1V/div.
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards. Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated