**TI Designs – Precision: Verified Design**

**Headphone Amplifier for Voltage-Output Audio DACs Reference Design**

**TI Designs – Precision**

TI Designs – Precision are analog solutions created by TI’s analog experts. Verified Designs offer the theory, component selection, simulation, complete PCB schematic & layout, bill of materials, and measured performance of useful circuits. Circuit modifications that help to meet alternate design goals are also discussed.

**Circuit Description**

This headphone amplifier circuit converts the output signal from an audio digital-to-analog converter (DAC) into a single-ended signal suitable for headphones. An op amp is configured as a difference amplifier to convert the differential output voltage from a DAC to single-ended. The circuit is designed to operate from 5V bipolar power supplies commonly found in portable devices such as tablets and smartphones.

**Design Resources**

| TIPD189 | All Design files |
| TINA-TI™ | SPICE Simulator |
| OPA1688 | Product Folder |

---

**An IMPORTANT NOTICE** at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

TINA-TI is a trademark of Texas Instruments
WEBENCH is a registered trademark of Texas Instruments

John Caldwell
1 Design Summary

The design requirements are as follows:

- Supply Voltage: +/-5 V
- Supply Current: <5mA

The design goals and performance are summarized in Table 1. Figure 1 depicts the measured performance of the design.

Table 1: Comparison of Design Goals, Simulation, and Measured Performance

<table>
<thead>
<tr>
<th>Goal</th>
<th>Simulated</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>Magnitude Variation</td>
<td>0.01dB</td>
<td>0.009dB</td>
</tr>
<tr>
<td>(20Hz – 20kHz)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Phase Variation</td>
<td>5.0°</td>
<td>0.927°</td>
</tr>
<tr>
<td>(20Hz – 20kHz)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>THD+N (1kHz, 10mW, 32 Ω load)</td>
<td>-100dB (0.001%)</td>
<td>-104.15dB (0.00062%)</td>
</tr>
<tr>
<td>Maximum Output Power Before Clipping (32 Ω)</td>
<td>50mW</td>
<td>N/A</td>
</tr>
<tr>
<td>Output Impedance</td>
<td>&lt;0.1Ω</td>
<td>0.0001Ω</td>
</tr>
<tr>
<td>(1kHz)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 1: Measured THD+N vs. Output Voltage
2 Theory of Operation

High performance audio DACs may have an output signal which is either a varying current or voltage. Additionally, “current segment” audio DACs may be used as a current output or a voltage output by simply changing the external circuitry used with the DAC. Voltage output configurations require less external circuitry and therefore have advantages in cost, power consumption, and solution size. However, they may offer slightly lower performance than current output configurations. Differential outputs are standard on both types of DACs because it doubles the output signal levels that can be delivered on a single, low-voltage supply, and also allows for even-harmonics common to both outputs to be cancelled by external circuitry. A simplified representation of a voltage-output audio DAC is shown in Figure 2. Two ac voltage sources (V\textsubscript{AC}) deliver the output signal to the complementary outputs (OUT) through their associated output impedances (R\textsubscript{OUT}). Both output signals may have a dc component as well, represented by dc voltage source V\textsubscript{DC}.

![Figure 2: A simplified representation of a voltage output DAC](image)

The headphone amplifier circuit connected to the output of an audio DAC must convert the differential output into a single-ended signal and be capable of producing signals of sufficient amplitude at the headphones to achieve reasonable listening levels. Figure 3 shows a simplified schematic of a circuit which performs this function for voltage output DACs.

![Figure 3: A simplified schematic of a headphone amplifier circuit and audio DAC.](image)

An op amp is configured as a difference amplifier which converts the differential output voltage into a single-ended one. The values of the resistors in the difference amplifier circuit are determined by the specifications of the DAC such as output voltage and output impedance as well as the maximum output voltage desired at the headphone output. The op amp chosen must be capable of delivering the necessary current to the headphones and remain stable into typical headphone loads which may have capacitances as high as 400pF.
2.1 Difference Amplifier Design

The following design process will use a hypothetical DAC with common values of output voltage and impedance for the design process. The specifications of the DAC are shown in Table 2.

Table 2: Audio DAC specifications used for the design process

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max. differential output voltage</td>
<td>2 ( V_{\text{RMS}} )</td>
</tr>
<tr>
<td>Output impedance (( R_{\text{OUT}} ))</td>
<td>300 Ω</td>
</tr>
<tr>
<td>Output dc offset</td>
<td>1.65V</td>
</tr>
</tbody>
</table>

The gain of the difference amplifier in Figure 3 is determined by the resistor values and includes the output impedance of the DAC. For \( R_2 = R_4 \) and \( R_1 = R_3 \), the output voltage of the headphone amplifier circuit will be:

\[
V_{\text{OUT}} = V_{\text{DAC}} \frac{R_2}{R_1 + R_{\text{OUT}}} \tag{1}
\]

The output voltage necessary for headphones depends on the headphone impedance as well as the headphone efficiency, which is a measure of the sound pressure level (SPL, measured in dB) for a certain input power level (typically given at 1mW). The headphone SPL at other power levels can be calculated using the efficiency at 1mW:

\[
\text{SPL}(\text{dB}) = \eta + 10 \log_{10} \left( \frac{P_{\text{IN}}}{1\text{mW}} \right) \tag{2}
\]

Where \( \eta \) is used to denote efficiency, and \( P_{\text{IN}} \) is the input power to the headphones. Figure 4 shows the input power required to produce certain SPLs for different headphone efficiencies. Typically, over-the-ear style headphones have lower efficiencies than in-ear types with 95dB/mW being a common value.

![Figure 4: Sound pressure levels vs input power for headphones of varying sensitivity](Image)
In-ear headphones may have efficiencies of 115dB/mW or greater and will therefore have much lower power requirements. The output power goal for this design is 50mW which is sufficient power to produce extremely loud sound pressure levels in a wide range of headphones. A 32Ω headphone impedance is used for this requirement because this is a very common value in headphones for portable applications. The voltage required for 32Ω headphones is therefore:

\[ V_O = \sqrt{P \times R} = \sqrt{50mW \times 32\Omega} = 1.265V_{RMS} \]  
(3)

A tradeoff exists when selecting resistor values for this design. First, high resistor values contribute additional noise to the circuit, degrading the audio performance. However, extremely low resistor values may draw excessive current from the DAC, increasing distortion. A value of 2kΩ was selected for resistors R1 and R3 as a reasonable compromise between these two considerations. Resistor R2 and R4 can then be calculated:

\[ V_{OUT} = V_{DAC} \times \frac{R_2}{R_1 + R_{OUT}} \rightarrow 0.63 = \frac{R_2}{2K\Omega + 300\Omega} \rightarrow R_2 = 1449\Omega \rightarrow 1.47k\Omega \]  
(4)

The gain of the circuit can be increased to produce greater output voltages in order to accommodate higher impedance headphones. However, this will increase the noise of the circuit, and will also limit the dynamic range of the circuit into lower impedance headphones. For this reason, some designers chose to have the headphone amplifier gain selectable by a switch.

### 2.2 Capacitor Selection

Capacitors C1 and C2 have a dual role in the headphone amplifier circuit. First, they limit the bandwidth of the circuit to prevent the unnecessary amplification of interfering signals. Second, these capacitors can help to increase the overall stability of the circuit. The maximum value of these capacitors is determined by the limitations on frequency response magnitude and phase deviations detailed in Section 1. C1 and C2 combine with resistors R2 and R4 to form a pole at:

\[ f_P = \frac{1}{2\pi(R_2, R_4)(C_1, C_2)} \]  
(5)

The phase shift at 20 kHz due to this pole should be limited to less than 5°; this allows the pole frequency to be calculated:

\[ f_P \geq \frac{f}{\tan(-\theta)} \geq \frac{20kHz}{\tan(5^\circ)} \geq 228.6kHz \]  
(6)

We must also calculate the minimum pole frequency allowable to meet the magnitude deviation requirements:

\[ f_P \geq \frac{f}{\sqrt{\left(\frac{1}{G}\right)^2 - 1}} \geq \frac{20kHz}{\sqrt{\left(\frac{1}{0.999}\right)^2 - 1}} \geq 416.6kHz \]  
(7)

Where G represents the gain in decimal for a -0.01 dB deviation at 20 kHz, the upper limit for the value of C1 and C2 can be calculated to meet the goals for phase shift and magnitude deviation at 20 kHz.

\[ C_1, C_2 \leq \frac{1}{2\pi(R_2, R_4)F_P} \leq \frac{1}{2\pi(1.47k\Omega)(416.6kHz)} \leq 260pF \]  
(8)

This limit defines the value of C1 and C2 in order to meet the goals for magnitude and phase deviation over the passband of the amplifier circuit. However, C1 and C2 also help improve stability of the circuit into capacitive loads such as headphones. Determining the optimum value for these capacitors for stability is best performed in simulation. Please see the stability portion of the simulation section for the final capacitor value.
3 Component Selection

3.1 Resistors

The resistors forming the difference amplifier (R1, R2, R3, and R4) should be precision 0.1% resistors for best performance. Precision resistors maximize the common-mode rejection of the difference amplifier which can reduce dc offset at the headphone output and cancel even harmonic distortion from the DAC. Thin film resistors are also suggested for best audio performance.

3.2 Capacitors

All capacitors that may have a substantial signal voltage across them (C1, C2) must be C0G/NP0 type ceramics. Other types of ceramic capacitors (X7R, X5R, etc.) will produce large amounts of distortion and degrade the performance of the circuit. Please see references [1] and [2] for more information on this effect.

3.3 Amplifier

The basic amplifier requirements are given in Table 3. Additional op amp performance requirements which will impact the audio performance are described in the following sections.

Table 3: Basic op amp requirements

<table>
<thead>
<tr>
<th>Requirement</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channels</td>
<td>2</td>
<td>--</td>
</tr>
<tr>
<td>Power Supply Voltage</td>
<td>≥10</td>
<td>V</td>
</tr>
<tr>
<td>Power Supply Current</td>
<td>≤ 2.5</td>
<td>mA/Ch.</td>
</tr>
</tbody>
</table>

Output Current and Voltage

The most difficult requirement to satisfy in the process of op amp selection is the output current capability. For this design, each op amp channel is required to deliver:

\[
P = I^2 R \rightarrow I = \sqrt{\frac{50\text{mW}}{32\Omega}} = 39.5\text{mA}_{\text{RMS}} = 55.9\text{mA}_p
\]

This is a linear output current level, meaning the amplifier is not clipping or limited by its output short circuit current protection. Because short circuit current is often the metric used for sorting op amps by output current capability, an op amp must be selected with a short circuit current much higher than 56mA.

Furthermore the amplifier must be able to deliver this amount of current on the specified power supplies. This gives an output swing requirement of:

\[
V_{CC} - V_{OUT(P)} = 5V - \sqrt{2} \times 1.265V_{\text{RMS}} = 3.21V
\]

This means that the amplifier must be able to produce output voltages within 3.21V of its power supplies while delivering 55.9mA peak current.

Noise

The noise of the op amp should be low enough to meet the design goals for total harmonic distortion and noise. To achieve a THD+N of -100dB the total noise of the circuit must be less than:

\[
V_{N(RMS)} \leq V_f \times 10^{\frac{THD+N(dB)}{20}} \leq 0.566V_{\text{RMS}} \times 10^{\frac{-100dB}{20}} \leq 5.66\mu V_{\text{RMS}}
\]
To calculate the input voltage noise of the op amp, the noise gain of the circuit will be calculated as well as the thermal noise contributions of the feedback resistors. Noise gain is always the gain measured from the non-inverting input of the amplifier:

$$G_N = 1 + \frac{R_2}{R_{OUT} + R_1} = 1 + \frac{1.47k\Omega}{300\Omega + 2k\Omega} = 1.639$$ (12)

From a noise perspective, the feedback resistors are in parallel, and the thermal noise contribution is calculated from their equivalent resistance:

$$e_{NR} = \sqrt{4kT_k (R_1, R_3 + R_{OUT})} = \sqrt{4(1.381 \times 10^{-23})(298^\circ K)(2k\Omega + 300\Omega)} = 3.84nV / \sqrt{Hz}$$ (13)

Finally, calculating the required input voltage noise of the op amp involves taking the total allowable RMS noise voltage and dividing it by the measurement bandwidth and noise gain. The noise contributions of the feedback resistors are subtracted from that value. These operations are performed in squares and the square root is then taken of the final value because noise sources add as a root sum of squares.

$$e_{N(OA)}^2 \leq \left( \frac{V_{N(RMS)}}{\sqrt{f_{BW} G_N}} \right)^2 - 2e_{NR}^2 \leq \left( \frac{5.66\mu V_{RMS}}{\sqrt{22Hz (1.639)}} \right)^2 - 2\left(3.84nV / \sqrt{Hz}\right)^2$$ (14)

$$e_{N(OA)} \leq 22.64nV / \sqrt{Hz}$$

The input voltage noise of the op amp must be less than 22.64nV/√Hz to meet the THD+N goals for this design. This analysis does not include distortion harmonics in the THD+N analysis. Therefore an amplifier should be selected with much lower noise than the calculated value to account for the additional degradation in THD+N caused by the distortion harmonics. Additionally, the current noise of the op amp is not included in this analysis. However, because the source impedance presented to the op amp inputs is fairly low (1.47kΩ || 2.3kΩ = 896.8Ω), current noise was not anticipated to be a significant contributor to the total output noise.

**Slew Rate**

The slew rate requirements of headphone amplifiers are extremely modest. The slew rate of a sinusoid is given by the equation:

$$SR = 2 \times \pi \times f \times A$$ (15)

Where f is the frequency of the waveform and A is the amplitude, the maximum output signal is 1.265V_{RMS} or 1.789Vp. At 20 kHz, the accepted upper end of audibility, the slew rate will be:

$$SR = 2\pi(20kHz)(1.789Vp) = 224.8V / s \rightarrow .2248V / \mu s$$ (16)

Consider that for a DAC with a 192 kHz sample rate, the highest output frequency limited by the Nyquist sampling theorem is 96 kHz, which is well above the audio bandwidth. Even at that frequency, the slew rate required is fairly modest:

$$SR = 2\pi(96kHz)(1.789Vp) = 1.08V / \mu s$$ (17)

An amplifier with a slew rate 8 to 10 times the maximum signal slew rate is sufficient to assure low distortion.

**Amplifier Selection**

The OPA1688 was selected for this design because it meets or exceeds all of the calculated performance criteria and is available in an extremely small 8-pin SON package. Table 4 compares the specifications of the OPA1688 to the calculated requirements.
Table 4: Comparison of OPA1688 performance specifications to required values.

<table>
<thead>
<tr>
<th>Specification</th>
<th>Required Value</th>
<th>OPA1688</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channels</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Power Supply Voltage</td>
<td>≥10V</td>
<td>36V</td>
</tr>
<tr>
<td>Power Supply Current</td>
<td>≤ 2.5mA</td>
<td>1.6mA</td>
</tr>
<tr>
<td>Output Current</td>
<td>&gt; 56mAp</td>
<td>75mA</td>
</tr>
<tr>
<td>Output Voltage (56mA)</td>
<td>3.2V from VCC</td>
<td>2V from VCC</td>
</tr>
<tr>
<td>Input Voltage Noise</td>
<td>&lt; 22.6nV/√Hz</td>
<td>8nV/√Hz</td>
</tr>
<tr>
<td>Slew Rate</td>
<td>≥8V/μs</td>
<td>8V/μs</td>
</tr>
<tr>
<td>Package</td>
<td>N/A</td>
<td>8-SON</td>
</tr>
</tbody>
</table>
4 Simulation

4.1 Stability

The TINA-TI™ schematic used for stability analysis is shown in Figure 5. The feedback loop of the op amp has been broken by inductor LT, and a test signal is injected through capacitor CT. The loop gain of the circuit is measured by the voltage probe labeled: AOLB. The feedback factor is measured by voltage probe B. For the initial stability analysis, capacitors C1 and C2 are removed. A passive component network which closely models the impedance of an actual pair of 32 Ω over-the-ear headphones is connected to the amplifier output.

![TINA-TI™ simulation schematic to simulate stability. Feedback capacitors are removed for this simulation.](image)

Figure 6 shows the loop gain magnitude and phase response of the circuit. The inverse feedback factor (1/β or noise gain) of the circuit is also plotted by using the post processor in TINA-TI™ to take the inverse of the feedback factor probe. The phase margin of the circuit is measured where the loop gain has decreased to 0dB, in this case at 4.5MHz. Without any feedback capacitors, the circuit has 33° of phase margin with a simulated headphone load connected to the output. A phase margin greater than 45° is a reasonable goal to ensure robust operation of the circuit in all conditions.

From Figure 6 it can be seen that the capacitive loading of the headphones creates a second pole in the loop gain of the amplifier circuit. This second pole degrades the phase margin of the system. The location of the second pole can be determined finding the point in the phase response curve where the phase has decreased from 90° to 45° (about 3MHz). Placing capacitors across the feedback resistors in the difference amplifier circuit produces a pole-zero pair in the 1/β curve. This can help to improve stability because it decreases the rate of closure between the open loop gain and 1/β curves.

The capacitor value will be calculated to produce a pole in the 1/β at the same location as the pole produced in the open loop gain curve: 3 MHz.

\[
C_1, C_2 = \frac{1}{2\pi(R_2, R_d)F_p} = \frac{1}{2\pi(1.47k\Omega)(3MHz)} = 36\,pF \rightarrow 33\,pF
\]  (18)
Figure 6: TINA-TI™ simulation result of amplifier circuit without feedback capacitors. The phase margin is 33°.

Placing 33pF capacitors across the feedback resistors, as illustrated in Figure 7, gives the simulation results displayed in Figure 8.

Figure 7: Simulation schematic with 33pF feedback capacitors added.

The effect of the 33pF feedback capacitors can be seen in the slight downward trend of the 1/β curve at high frequencies. The phase margin of the circuit has improved to 51°, indicating a stable design.
Figure 8: TINA-TI™ simulation results with 33pF feedback capacitors added.

4.2 Transfer Function

The TINA-TI™ schematic used for the transfer function and noise analysis is shown in Figure 9. The audio DAC representation is outlined with a blue box. This model for the audio DAC provides complementary outputs, centered at 1.65V, with the proper output impedance. By using only a single voltage generator, the audio DAC simulation model can be left in-circuit for noise analysis in TINA-TI™.

Figure 9: TINA-TI™ simulation schematic for ac transfer characteristic and noise analysis simulations.
Figure 10 shows the magnitude and phase response of the circuit. At 20 kHz, the gain of the circuit has decreased by 0.009dB and the phase has deviated by 0.927°. The absolute value of the gain in this plot is a bit misleading as TINA-TI™ measures gain from the voltage source VG1. The simulated output voltage of the circuit is 1.338 V_RMS for a DAC output voltage of 2V_RMS.

Figure 10: ac Transfer characteristic simulation of the headphone amplifier circuit.

4.3 Noise Analysis

SPICE macromodels do not accurately reflect the distortion performance of most amplifiers. Therefore, the best indication of audio quality offered by simulation is a noise analysis of the circuit. Looking at the equation for total harmonic distortion and noise (THD+N) in decibels shows that this calculation depends heavily on the RMS noise voltage of the circuit (V_N) as well as the amplitude of the fundamental (V_f)

\[
THD + N(dB) = 20 \times \log\left(1 + \frac{\sum_{i=2}^{\infty} V_i^2 + V_N^2}{V_f^2}\right)
\]  

(19)

Because the output voltage of headphone amplifiers is typically low, noise is most often the limiting factor in THD+N performance levels. If the contribution of distortion harmonics (V_i) is removed from the THD+N equation, what remains is a simple signal-to-noise (SNR) calculation. Therefore, the signal-to-noise function within the TINA-TI noise analysis can be used to determine the noise limitation to THD+N performance.

Figure 11 plots the SNR of the circuit as the noise bandwidth increases. Taking the value of the curve at 22 kHz (-104.15dB) gives a reasonable approximation of what the measured THD+N will be when measured in that bandwidth.
4.4 Output Impedance

The output impedance of a headphone amplifier is a very important parameter because it indicates how the varying impedance of the headphones will affect the frequency response of the amplifier. If the amplifier has a non-zero output impedance, the headphone impedance could cause some frequencies to be artificially attenuated or accentuated [3].

The simulation schematic to measure output impedance is shown in Figure 12. An impedance meter is used for this simulation which is typically only a simulation option in the full licensed version of TINA. However, this circuit will be included in the simulation files of the design document and the impedance meter can be pasted into other schematics.
Figure 12: TINA simulation schematic to measure closed-loop output impedance

The simulated closed-loop output impedance is illustrated in Figure 13. At 1 kHz, the output impedance is 110μΩ, but this ignores the effect of parasitic resistances on the PCBs.

Figure 13: Simulated closed-loop output impedance of the headphone amplifier circuit.
5 PCB Design

The PCB schematic and bill of materials can be found in the Appendix.

5.1 PCB Layout

The top and bottom layers of the PCB layout are shown in Figure 14. Several aspects of the layout were chosen to ensure optimal audio performance. The unique pinout of the OPA1688 allows for a very efficient placement of all components adjacent to the device. R2 and R6 are placed so that the area of the feedback loop for both channels is as small as possible. The bottom layer of the PCB is almost entirely filled by ground. Vias placed adjacent to the ground terminal on the headphone connector are intended to allow ground currents to return along the bottom of the PCB which is a lower impedance pathway than would be achievable on the top layer. A similar technique is used for the decoupling capacitors C5, and C6 as well as the grounded components in the difference amplifiers (C2, C4, R4, and R8). The input traces for the difference amplifiers are routed as differential signal pairs in an attempt to ensure common-mode noise is rejected by the difference amplifier circuit.

![Figure 14: Top layer (red, left) and bottom layer (blue, right) of PCB layout.](image)
6 Verification & Measured Performance

The test setup used to verify the performance of the headphone amplifier is shown in Figure 15. The balanced output of an audio analyzer is used to represent the audio DAC. Because the audio analyzer has an output impedance of 200Ω, the values of R1 and R3 were increased to 2.1kΩ to match the designed value for gain. A load resistor was attached to the output of the amplifier to simulate the headphone loading on the amplifier circuit. Finally, a bench power supply was used to power the circuit during testing. This testing does not include the additional noise and distortion contributed by real-world audio DACs or the switching power supplies commonly used in portable devices.

![Diagram of test setup](image)

**Figure 15:** The test setup used to verify the performance of the headphone amplifier circuit.

6.1 Transfer Function

The magnitude response of the headphone amplifier circuit is shown in Figure 16 for two loading conditions. The green curve is an unloaded condition, while the red curve is the frequency response for a 16.2Ω load. The difference in gain for the two loading conditions allows the closed loop output impedance of the circuit to be calculated (displayed by the dashed blue curve). The gain at 1 kHz is selected as the value of nominal gain as this frequency is within the flat passband portion of the circuit and also above low-frequency variations caused by mains interference. The gain at 1 kHz in the unloaded case is -3.502dB, indicating an output of 1.336 V\text{RMS} for an input differential voltage of 2 V\text{RMS}. At 20 kHz the gain of the circuit has fallen to -3.505dB, for a magnitude deviation of -0.003dB over the passband.
Figure 16: Frequency response of the amplifier circuit in unloaded (green) and loaded (16.2Ω, red) conditions. The calculated closed loop output impedance of the circuit is also shown (blue, dashed).

With a load resistor of 16.2Ω added to the output, the gain at 1 kHz drops to -3.519dB, a decrease of -0.017 dB. The closed loop output impedance forms a voltage divider with the load; therefore the closed loop output impedance can be calculated:

\[
\frac{A_{16.2\Omega}}{A_{NL}} = 10^{\left(\frac{\left(\frac{A_{16.2\Omega}}{10} - A_{NL,10}\right)}{20}\right)} = 10^{\left(\frac{-3.519 - (-3.502)}{20}\right)} = 0.998
\]

\[
= \frac{R_L}{R_{OUT} + R_L} \rightarrow R_{OUT} = \left(\frac{16.2\Omega}{0.998}\right) - 16.2\Omega = 0.0317\Omega
\]

In the above equation, A denotes the circuit gain (loading condition given in subscript), \( R_L \) is the load resistor and \( R_{OUT} \) is the closed loop output impedance of the circuit. The calculated output impedance is within the project goals, but above the simulated value due to the contributions of solder joints, PCB traces and contact impedance of the headphone connector.

The phase response of the circuit is shown in Figure 17. The deviation in phase at 20 kHz is -0.563° from the nominal value at 20Hz (0° reference).
### 6.2 Audio Performance

Figure 18 through Figure 21 illustrate the excellent audio performance of this headphone amplifier. In Figure 18 the THD+N of the circuit is measured for a 1 kHz signal (22 kHz measurement bandwidth) for increasing output voltages into 3 common headphone loads.

**Figure 18:** THD+N vs Output Voltage for 3 common headphone loads measured in a 22 kHz bandwidth, 1 kHz fundamental.
The maximum power levels achieved for each load before clipping and the THD+N at that power level is summarized in Table 5. It is important to note that the maximum output voltage level into a 600 Ω load is limited by the maximum output voltage of the hypothetical DAC used (2 V_RMS) while the other two loads are limited by the maximum output current the amplifier is able to deliver.

**Table 5: Maximum output levels and THD+N before clipping.**

<table>
<thead>
<tr>
<th>Load</th>
<th>Max Output Before Clipping (V_RMS)</th>
<th>Max Output Before Clipping (mW)</th>
<th>THD+N at Max Output (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16Ω</td>
<td>0.741</td>
<td>33.89</td>
<td>-105.3 (0.00054%)</td>
</tr>
<tr>
<td>32Ω</td>
<td>1.34</td>
<td>55.42</td>
<td>-110.2 (0.00031%)</td>
</tr>
<tr>
<td>600Ω</td>
<td>1.38</td>
<td>3.17</td>
<td>-114.2 (0.0002%)</td>
</tr>
</tbody>
</table>

Figure 19 shows the THD+N for the same 3 loading conditions measured for frequencies from 20Hz to 20 kHz (500mV_RMS amplitude). A 90 kHz measurement bandwidth is used for this measurement to include harmonics of signals above 10 kHz. Increasing the measurement bandwidth also has the effect of increasing the RMS noise voltage included in the THD+N calculation, which will reduce the THD+N values compared to Figure 18.

Figure 19: THD+N vs Frequency for a 500mV_RMS

Low impedance loads produce additional distortion because the output transistors of the op amp are required to deliver more current and therefore operate in a less linear fashion. At low frequencies this additional distortion is corrected by the loop gain of the op amp, and the THD+N measurement is still dominated by the noise of the circuit. However, as the loop gain of the amplifier decreases at high frequency, the additional distortion rises above the noise. This is why the THD+N progressively degrades at high frequency. The 600Ω load does not draw substantial current at a 500mV_RMS signal level, and does not show additional distortion at high frequency.

Figure 20 and Figure 21 are FFTs of the output signal for a 1 kHz fundamental under different output power conditions. In both cases the distortion harmonics are almost 120dB below the fundamental level which is extremely good performance.
Figure 20: FFT of the amplifier output delivering 1mW into a 32Ω load (1 kHz fundamental). The dominant harmonic is the 3rd at -118.3dBc.

Figure 21: FFT of the amplifier output for a 55mW output level into a 32Ω load (1 kHz fundamental) immediately below the onset of clipping. The dominant harmonic is the 2nd at -118dBc.
7 Modifications

The number of devices which meet the power supply current, output power, and package size requirements for this project are extremely limited. Therefore it is not possible to modify the amplifier selected without making some sort of compromise on performance. For example, the OPA1612 is a low noise audio amplifier available in a DFN package. Although it has lower noise than the OPA1688, which will improve audio quality at lower listening levels, it is not capable of the same amount of output power and consumes more power supply current, potentially decreasing battery life.

An alternative modification would be to increase the gain of the circuit to accommodate 600Ω headphones. The maximum power the circuit is currently able to deliver into 600Ω headphones is limited by the maximum output voltage (1.38V_{RMS}). By increasing the gain of the difference amplifier, this would increase the amount of power available for 600Ω headphones, potentially improving the listening experience for those products.

8 About the Author

John Caldwell is a systems engineer with Texas Instruments Precision Analog, supporting audio operational amplifiers. He specializes in low distortion design for analog audio hardware, low-noise design and measurement, and electromagnetic interference issues. He received his MSEE and BSEE from Virginia Tech with a research focus on biomedical electronics and instrumentation. Prior to joining TI in 2010, John worked at Danaher Motion and Ball Aerospace.
9 References


Appendix A.

A.1 Electrical Schematic

Figure A-1: Electrical Schematic
## Bill of Materials

<table>
<thead>
<tr>
<th>Item</th>
<th>Qty</th>
<th>Value</th>
<th>Designator</th>
<th>Description</th>
<th>Manufacturer</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>4</td>
<td>33pF</td>
<td>C1, C2, C3, C4</td>
<td>CAP, CERM, 33pF, 100V, +/-5%, C0G/NP0, 0603</td>
<td>AVX</td>
<td>0603JAT2A</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>0.1uF</td>
<td>C5, C6</td>
<td>CAP, CERM, 0.1uF, 16V, +/-5%, X7R, 0603</td>
<td>AVX</td>
<td>0603AT2A</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>10uF</td>
<td>C7, C8</td>
<td>CAP, CERM, 10uF, 50V, +/-10%, X5R, 1206_190</td>
<td>TDK</td>
<td>CGA5L3X5R1H106K160AB</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td></td>
<td>J1, J3</td>
<td>Header, 100mil, 3x1, Tin, TH</td>
<td>TE Connectivity</td>
<td>5-146278-3</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td></td>
<td>J2</td>
<td>Connector, Audio Jack, 3.5mm, Stereo, SMD</td>
<td>CUI Inc.</td>
<td>SJ-3523-SMT</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td></td>
<td>J4</td>
<td>ED555/3DS</td>
<td>On Shore Technology Inc</td>
<td>ED555/3DS</td>
</tr>
<tr>
<td>7</td>
<td>4</td>
<td>2.00k</td>
<td>R1, R3, R5, R7</td>
<td>RES, 2.00k ohm, 0.1%, 0.1W, 0603</td>
<td>Yageo America</td>
<td>RT0603BRD072KL</td>
</tr>
<tr>
<td>8</td>
<td>4</td>
<td>1.47k</td>
<td>R2, R4, R6, R8</td>
<td>RES, 1.47k ohm, 0.1%, 0.1W, 0603</td>
<td>Yageo America</td>
<td>RT0603BRD071K47L</td>
</tr>
<tr>
<td>9</td>
<td>2</td>
<td>Red</td>
<td>TP1, TP3</td>
<td>Test Point, Miniature, Red, TH</td>
<td>Keystone</td>
<td>5000</td>
</tr>
<tr>
<td>10</td>
<td>2</td>
<td>Black</td>
<td>TP2, TP4</td>
<td>Test Point, Miniature, Black, TH</td>
<td>Keystone</td>
<td>5001</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td></td>
<td>U1</td>
<td>36V, 10MHz, Low Distortion High Drive Audio Op Amp</td>
<td>Texas Instruments</td>
<td>OPA1688IDRGR</td>
</tr>
</tbody>
</table>

**Figure A-2: Bill of Materials**
Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer’s systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. **HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used.**

Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

**TI REFERENCE DESIGNS ARE PROVIDED “AS IS”. TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER’S USE OF TI REFERENCE DESIGNS.**

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.