Design Overview

The function of the PMP12004-HE TI Design is to provide a solution for the power supply of Xilinx Zynq® UltraScale+™ based remote radio heads (RRH). This power design only requires two regulator devices: the TPS6508640 power management integrated circuit (PMIC) and the TPS544C25 high-current, single-channel device. Using these devices reduces size, cost, and power loss by featuring integrated rails, high switching frequency, and separate rails for the core supplies. This design guide addresses the following topics: RRH power solutions and designing for maximum efficiency.

Design Resources

<table>
<thead>
<tr>
<th>Device</th>
<th>Folder</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMP12004-HE</td>
<td>Design Folder</td>
</tr>
<tr>
<td>TPS6508640</td>
<td>Product Folder</td>
</tr>
<tr>
<td>TPS544C25</td>
<td>Product Folder</td>
</tr>
<tr>
<td>CSD8731Q3D</td>
<td>Product Folder</td>
</tr>
</tbody>
</table>

Design Features

- PMIC Reduces Solution Size by Integrating Several Rails Within Single Device
- PMIC Reduces Inductor Size by Having High Switching Frequency Converters and Controllers
- Separation of Core Option Saves Power With Estimated 2.6 W at Max Loading
- DVS Allows For Higher Power Savings by Reducing Output Power for Lower Operational Requirements

Featured Applications

- Remote Radio Head (RRH)
- Wireless Backhaul (BH)
## Key System Specifications

### Table 1. Key System Specifications

<table>
<thead>
<tr>
<th>RAIL NAME</th>
<th>SUPPLIED BY</th>
<th>VOLTAGE</th>
<th>CURRENT</th>
<th>ADDITIONAL REQUIREMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCCINT</td>
<td>TPS544C25</td>
<td>0.72 V ±3%</td>
<td>20 A</td>
<td>AC error plus ripple &lt; ±2% with max current step 6 A, DC error &lt; ±1%</td>
</tr>
<tr>
<td>VCCPINT</td>
<td>TPS6508640 BUCK2</td>
<td>0.85 V ±3%</td>
<td>3 A</td>
<td>AC error plus ripple &lt; ±2% with max current step 1 A, DC error &lt; ±1%</td>
</tr>
<tr>
<td>VAUX</td>
<td>TPS6508640 BUCK5</td>
<td>1.8 V ±3%</td>
<td>1 A</td>
<td>AC error plus ripple &lt; ±2% with max current step 500 mA, DC error &lt; ±1%</td>
</tr>
<tr>
<td>VMGTAVCC</td>
<td>TPS6508640 BUCK4</td>
<td>0.9 V ±3%</td>
<td>2 A</td>
<td>Noise is to be less than 10 mVpp over the band from 10 kHz to 80 MHz. For a 50% current step load with a slew of 10 A/us, the output voltage must not deviate by more than 3% of the set voltage.</td>
</tr>
<tr>
<td>VMGTAVCCAUX</td>
<td>TPS6508640 SWB1</td>
<td>1.8 V ±3%</td>
<td>100 mA</td>
<td>AC error plus ripple &lt; ±2% with max current step 100 mA, DC error &lt; ±1%. Noise is to be less than 10 mVpp over the band from 10 kHz to 80 MHz.</td>
</tr>
<tr>
<td>VMGTAVTT</td>
<td>TPS6508640 BUCK3</td>
<td>1.2 V ±3%</td>
<td>2 A</td>
<td>Noise is to be less than 10 mVpp over the band from 10 kHz to 80 MHz. For a 50% current step load with a slew of 10 A/us, the output voltage must not deviate by more than 3% of the set voltage.</td>
</tr>
<tr>
<td>VCCPLL</td>
<td>TPS544C25</td>
<td>3.3 V ±5%</td>
<td>100 mA</td>
<td>—</td>
</tr>
<tr>
<td>VCCOPIO</td>
<td>TPS6508640 BUCK1</td>
<td>3.3 V ±5%</td>
<td>100 mA</td>
<td>—</td>
</tr>
<tr>
<td>VCCODDR</td>
<td>TPS6508640 BUCK6</td>
<td>1.2 V ±3%</td>
<td>2 A</td>
<td>AC error plus ripple &lt; ±2% with max current step 500 mA, DC error &lt; ±1%</td>
</tr>
<tr>
<td>VREF</td>
<td>Internal on UltraScale+</td>
<td>1.25 V ±2%</td>
<td>1 mA</td>
<td>—</td>
</tr>
<tr>
<td>VTT</td>
<td>TPS6508640 VTTLDO</td>
<td>VCCODDR / 2</td>
<td>±1 A</td>
<td>—</td>
</tr>
<tr>
<td>VREFCA</td>
<td>TPS6508640 VTTLDO</td>
<td>VCCODDR / 2</td>
<td>±3%</td>
<td>50 mA</td>
</tr>
<tr>
<td>VPP</td>
<td>TPS6508640 LDOA1</td>
<td>2.5 V ±5%</td>
<td>100 mA</td>
<td>—</td>
</tr>
</tbody>
</table>
The Xilinx Zynq® UltraScale+™ ZU9EG and ZU15EG are suitable multiprocessor system-on-chips (MPSoC) for remote radio heads and backhaul systems. These devices have been defined and optimized for a range of use cases in radio systems. The ZU9EG and ZU15EG are pin-compatible devices that address a range of requirements for wireless access and backhaul applications. The parts address the digital front end (DFE) requirements for 2×2-, 4×4-, and 8×8-radios with bandwidths ranging from 60 MHz to 100 MHz+.

Because of the unique and specific requirements of the Xilinx Zynq® UltraScale+™ devices, TI recommends using a PMIC to handle much of the power supplies and the sequencing of the system. See Figure 1 for an overview of the ZU9EG and ZU15EG power requirements. The TPS544C25 device has been paired with the TPS6508640 device to provide all of the necessary rails in a simple, complete, and efficient solution. The TPS6508640 has three integrated controllers which require external MOSFETs. This design uses the CSD87331Q3D dual channel MOSFETs, although alternative MOSFET selections have also been addressed in this guide.

Figure 1. ZU9EG or ZU15EG RHH and Wireless BH DFE Power Supplies
2.1 TPS6508640

The TPS6508640 is a 13-channel PMIC with three buck controllers, three buck converters, four LDOs, and three load switches. The device integrates the complete sequencing and power good validation into the PMIC. The device can also use programmable outputs to control other devices in the system.

The TPS6508640 employs high-frequency DCAP2 controllers, which are extremely fast when responding to load transients. The flexible system rails and the fast response of the bucks make the TPS6508640 an excellent choice for highly-demanding field programmable gate arrays (FPGAs).

2.2 TPS544C25

The TPS544x25 devices are PMBus 1.2 compliant, non-isolated DC-DC converters with integrated field-effect transistors (FETs), which are capable of high-frequency operation and 20- or 30-A current output from a 5×7-mm package. High-frequency, low-loss switching, provided by an integrated NexFET™ technology and optimized drivers, allows for very high-density power solutions. The PMBus interface enables adaptive voltage scaling (AVS) through the VOUT_COMMAND and allows for a flexible converter configuration as well as the option to monitor key parameters, including output voltage, current, and an optional external temperature. Response to fault conditions can be set to restart, latch-off, or ignore depending on system requirements.

2.3 CSD87331Q3D

The CSD87331Q3D NexFET™ Power Block from TI is an optimized design for synchronous buck applications and offers high-current, high-efficiency, and high-frequency capabilities in a small 3.3×3.3-mm outline. Optimized for 5-V gate drive applications, this product offers a flexible solution capable of providing a high-density power supply after pairing with any 5-V gate drive from an external controller or driver.
3 Block Diagram

Figure 2. PMP12004-HE Block Diagram
3.1 **Highlighted Products**

The PMP12004-HE reference design features the following devices:

- TPS6508640
- TPS544C25
- CSD87331Q3D

For more information on each of these devices, see their respective product folders at [www.ti.com](http://www.ti.com).

### 3.1.1 TPS6508640 Features

- **Wide \( V_{IN} \) range from 5.6 V to 21 V**
- **Three variable-output voltage synchronous step-down controllers with D-CAP2™ control topology**
  - Scalable output current using external FETs with selectable current limit
  - \( I^2C \) dynamic voltage scaling (DVS) control from 0.41 V to 1.67 V in 10-mV steps or 1 V to 3.575 V in 25-mV steps
- **Three variable-output voltage synchronous step-down converters with DCS-control topology**
  - \( V_{IN} \) range from 3 V to 5.5 V
  - Up to 3 A of output current
  - \( I^2C \) DVS Control from 0.425 V to 3.575 V in 25-mV steps
- **Three low dropout (LDO) regulators with adjustable output voltage**
  - LDOA1: \( I^2C \)-selectable output voltage from 1.35 V to 3.3 V for up to 200 mA of output current
  - LDOA2 and LDOA3: \( I^2C \)-selectable output voltage from 0.7 V to 1.5 V for up to 600 mA of output current
- **VTT LDO for DDR memory termination**
- **Three load switches with slew rate control**
  - Up to 300 mA of output current with voltage drop less than 1.5% of nominal input voltage
  - \( R_{ds_{ON}} < 96 \ \text{mΩ} \) at input voltage of 1.8 V
- **5-V fixed-output voltage LDO (LDO5)**
  - Power supply for gate drivers of switched-mode power supplies (SMPS) and for LDOA1
- **Built-in flexibility and configurability by factory OTP programming**
  - Six general-purpose input (GPI) pins configurable to enable (CTL1 to CTL6) or sleep mode entry (CTL3 and CTL6) of any selected rails
  - Four general-purpose output (GPO) pins configurable to power good of any selected rails
  - Open-drain interrupt output pin
- **\( I^2C \) interface supports:**
  - Standard mode (100 kHz)
  - Fast mode (400 kHz)
  - Fast mode plus (1 MHz)

### 3.1.2 TPS544C25 Features

- **PMBus 1.2 compliant converters: 20 A and 30 A**
- **Input voltage range: 4.5 V to 18 V**
- **Output voltage range: 0.5 V to 5.5 V**
- **5×7-mm LQFN package**
- **Single thermal pad**
- **Integrated 5.5-mΩ and 2.0-mΩ stacked NexFET power stage**
- **500-mV to 1500-mV reference for AVS and margining through PMBus**
- **0.5% reference accuracy at 600 mV and above**
• Lossless low-side MOSFET current sensing
• Voltage mode control with input feed-forward
• Differential remote sensing
• Monotonic start-up into pre-biased output
• Output voltage and output current reporting
• External temperature monitoring with 2N3904 transistor
• Programmable through the PMBus interface
  – VOUT_COMMAND and AVS VOUT transition rate
  – Overcurrent protection with thermal compensation
  – Undervoltage lockout (UVLO), soft-start, and soft-stop
  – PGOOD, overvoltage (OV), undervoltage (UV), and overtemperature (OT) levels
  – Fault responses
• Thermal shutdown
• Pin strapping for switching frequency: 200 kHz to 1 MHz
• Frequency synchronization to an external clock
• Footprint compatible 20-A, 30-A converters

3.1.3 CSD87331Q3D Features
• Half-bridge power block
• Up to 27-V \( V_{\text{IN}} \)
• Up to 15-A operation
• 91% system efficiency at 10 A
• High-frequency operation (up To 1.5 MHz)
• High density – SON 3.3×3.3-mm footprint
• Optimized for 5-V gate drive
• Low switching losses
• Ultra-low inductance package
• RoHS compliant
• Halogen free
• Pb-free terminal plating
4 System Design Theory

The PMP12004-HE TI Design for Xilinx Zynq® UltraScale+™ based RRHs has two main criteria: efficiency and size. This design focuses primarily on high efficiency, as denoted by the suffix HE. Consult Section 4.2 for a recommended, sized-down bill of materials (BOM).

The TPS6508640 device is controlled by the CTRL input pins. The TPS6508640 sequences all the internal rails and GPOs based on internal delay networks integrated on the CTRL inputs. The TPS6508640 GPO pins control the externally-supplied rails. The CTRL and GPO pins, if used properly, complete the entire sequence required for Xilinx Zynq UltraScale+ systems.

The TPS6508640 has been factory programmed to support both the voltages and sequences required for Xilinx UltraScale+ RRH designs. For the VMGTA rails, noise and ripple can be a constraint in a design. The amount of recommended capacitance $C_{\text{OUT}}$ for BUCK3 and BUCK4 reduces the ripple below the minimum target and limits the noise. Filtering components may be added if desired, including passive filters or LDOs. If using an LDO, tying CTRL6 high selects a higher $V_{\text{OUT}}$ on BUCK3 and BUCK4 to accommodate the LDO dropout.

4.1 BOM Selection for High Efficiency

4.1.1 Inductor Selection

When selecting inductors for high efficiency, select inductors that reduce the ripple current, which effectively minimize core losses, and with low DCR values (see Table 2). Using larger inductor sizes allow this DCR and core loss decrease at the expense of solution size, but can produce the highest efficiency possible. See Equation 1 to calculate the recommended inductance.

$$L = \left( V_{\text{IN}} - V_{\text{OUT}} \right) \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} / f_{\text{SW}} / I_{\text{OUT}} / k_{\text{IND}}$$

Set $k_{\text{IND}}$ between 20% to 30% for higher efficiency.

<table>
<thead>
<tr>
<th>RAIL</th>
<th>VENDOR</th>
<th>INDUCTOR</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCCINT</td>
<td>Würth</td>
<td>744309047</td>
</tr>
<tr>
<td>VCCPINT</td>
<td>Würth</td>
<td>744325180</td>
</tr>
<tr>
<td>VAUX</td>
<td>Würth</td>
<td>74437368022</td>
</tr>
<tr>
<td>VMGTAVCC</td>
<td>Würth</td>
<td>744777001</td>
</tr>
<tr>
<td>VMGTAVTT</td>
<td>Würth</td>
<td>744777001</td>
</tr>
<tr>
<td>VCCOPIO</td>
<td>Würth</td>
<td>74437368022</td>
</tr>
<tr>
<td>VCCODDR</td>
<td>Würth</td>
<td>744325180</td>
</tr>
</tbody>
</table>

4.1.2 MOSFET Selection

High-efficiency MOSFETs have low $R_{\text{dsON}}$, gate capacitance, and forward-voltage drop for the body diode. Using dual-package MOSFETs reduces ringing on the switch node that decreases efficiency and causes excessive overshoots on the SW pins. Severe overshoots on the SW node can reach up to two times the typical $V_{\text{IN}}$, which can damage the MOSFETs or the PMIC. For an RRH high-efficiency design, TI recommends to select the CSD87331Q3D.

Calculators can be utilized to test the performance of a selected field-effect transistor (FET). See the MOSFET Power Loss Calculator for a calculation tool to assist with the selection of the lowest power loss FETs (http://www.ti.com/tool/mosfet-loss-calc).

4.1.3 Output Capacitor Selection

RRH designs with Xilinx Zynq® UltraScale+™ require high-performance transient responses, which means the output capacitance must be increased to hold the output voltage while the inductor current ramps up. Because the inductor current ramp slows with increased $k_{\text{IND}}$, extra capacitance is required.
4.2 Sized-Down BOM Selection

Refer to the preceding Section 4.1.1 for guidance when selecting the BOM for rails. To optimize the solution for a sized-down version, TI recommends setting $k_{\text{IND}}$ to 50% for inductor calculations and to use the CSD85301Q2D device for lower load currents below 5-A DC (see Table 3).

Table 3. Sized-Down Inductor Recommendations

<table>
<thead>
<tr>
<th>RAIL</th>
<th>VENDOR</th>
<th>INDUCTOR</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCCINT</td>
<td>Würth</td>
<td>744309047</td>
</tr>
<tr>
<td>VCCPINT</td>
<td>Würth</td>
<td>744383560056</td>
</tr>
<tr>
<td>VAUX</td>
<td>Würth</td>
<td>74438356010</td>
</tr>
<tr>
<td>VMGTAVCC</td>
<td>Würth</td>
<td>744383560056</td>
</tr>
<tr>
<td>VMGTAVTT</td>
<td>Würth</td>
<td>744383560056</td>
</tr>
<tr>
<td>VCCOPIO</td>
<td>Würth</td>
<td>74438356010</td>
</tr>
<tr>
<td>VCCODDR</td>
<td>Würth</td>
<td>74438356010</td>
</tr>
</tbody>
</table>

Using sized-down inductors and MOSFETs for lightly-loaded controllers can save an estimated 440 mm² of BOM area as compared to the HE variant design.
5 Getting Started Hardware

5.1 Hardware Setup

The reference design platform comprises three different pieces of hardware as follows:
1. PMP12004 reference design board
2. USB2ANY box – plugs into J21 on the PMP12004 board
3. USB-to-GPIO – plugs into J22 on the PMP12004 board

5.2 Power on

To power on, first set CTRL pin 3 and CTRL pin 5 to the open setting. These pins initiate the turnon sequence and turn on the VTTLDQ after all the other required rails are valid. Next, (with the power off), plug in the V<sub>IN</sub> supply to the VSYS jack J1. The design is best suited for 12-V inputs. Turn on the power supply to power on the entire system according to the sequence required for the Zynq UltraScale+.

6 Test Setup

6.1 Efficiency

The efficiency was measured with only the particular rail under test enabled and the I<sub>Q</sub> of the board was subtracted from the I<sub>IN</sub> of each efficiency sweep. For the controllers, the 5-V drive source was added to the P<sub>IN</sub>.

6.2 Transients

The transients were tested with a simple power FET at the rail terminal blocks. The bypass caps recommended by the Xilinx Zynq UltraScale+ were placed near the terminal blocks, where applicable. The output voltage was measured across the output capacitor closest to the load. The tip and ring method was used to measure the output voltage. For more information on the best measurement techniques, consult the following guide: Understanding, Measuring, and Reducing Output Voltage Ripple.

6.3 Output Ripple

The tip and ring method was used to measure the output voltage. For more information on the best measurement techniques, consult the following: Understanding, Measuring, and Reducing Output Voltage Ripple.

6.4 Thermal

The thermal image was captured five minutes after 50% loading had been applied to all the output rails of the system. The measured ambient temperature was 23° C.
# Table 4. Available Test Data

<table>
<thead>
<tr>
<th>TEST TYPE</th>
<th>TEST RAILS</th>
<th>TEST DEFINITIONS</th>
<th>TEST CONDITIONS</th>
<th>FIGURE</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Efficiency</strong></td>
<td>TPS544C25 - VCCINT</td>
<td>Efficiency versus (I_{\text{OUT}})</td>
<td>(V_{\text{IN}} = 12 \text{ V}, \ V_{\text{OUT}} = 0.72 \text{ V}, ) (744309047) Würth Inductor</td>
<td>Figure 3</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK1 - 3.3V</td>
<td>Efficiency versus (I_{\text{OUT}})</td>
<td>(V_{\text{IN}} = 12 \text{ V}, \ V_{\text{OUT}} = 3.3 \text{ V}, ) (74437368022) Würth Inductor</td>
<td>Figure 4</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK2 - VCCPINT</td>
<td>Efficiency versus (I_{\text{OUT}})</td>
<td>(V_{\text{IN}} = 12 \text{ V}, \ V_{\text{OUT}} = 0.85 \text{ V}, ) (744325180) Würth Inductor</td>
<td>Figure 5</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK3 - VMGTAVTT</td>
<td>Efficiency versus (I_{\text{OUT}})</td>
<td>(V_{\text{IN}} = 3.3 \text{ V}, \ V_{\text{OUT}} = 1.4 \text{ V}, ) (744777001) Würth Inductor</td>
<td>Figure 6</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK4 - VMGTAVCC</td>
<td>Efficiency versus (I_{\text{OUT}})</td>
<td>(V_{\text{IN}} = 3.3 \text{ V}, \ V_{\text{OUT}} = 1.1 \text{ V}, ) (74437368022) Würth Inductor</td>
<td>Figure 7</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK5 - 1.8V AUX</td>
<td>Efficiency versus (I_{\text{OUT}})</td>
<td>(V_{\text{IN}} = 3.3 \text{ V}, \ V_{\text{OUT}} = 1.8 \text{ V}, ) (74437368022) Würth Inductor</td>
<td>Figure 8</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK6 - VCCODDR</td>
<td>Efficiency versus (I_{\text{OUT}})</td>
<td>(V_{\text{IN}} = 12 \text{ V}, \ V_{\text{OUT}} = 1.2 \text{ V}, ) (744325180) Würth Inductor</td>
<td>Figure 9</td>
</tr>
<tr>
<td><strong>Load transient</strong></td>
<td>TPS544C25 - VCCINT</td>
<td>Ch1: (I_{\text{OUT}}) (1 V = 10 A), Ch4: SW node, Ch2: (V_{\text{OUT}})</td>
<td>Load transient 0 A to 6 A</td>
<td>Figure 10</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK1 - 3.3V</td>
<td>Ch1: (I_{\text{OUT}}) (1 V = 10 A), Ch4: SW node, Ch2: (V_{\text{OUT}})</td>
<td>Load transient 0 A to 2.5 A</td>
<td>Figure 11</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK2 - VCCPINT</td>
<td>Ch1: (I_{\text{OUT}}) (1 V = 10 A), Ch4: SW node, Ch2: (V_{\text{OUT}})</td>
<td>Load transient 0 A to 1 A</td>
<td>Figure 12</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK3 - VMGTAVTT</td>
<td>Ch1: (I_{\text{OUT}}) (1 V = 10 A), Ch4: SW node, Ch2: (V_{\text{OUT}})</td>
<td>Load transient 0 A to 1 A</td>
<td>Figure 13</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK4 - VMGTAVCC</td>
<td>Ch1: (I_{\text{OUT}}) (1 V = 10 A), Ch4: SW node, Ch2: (V_{\text{OUT}})</td>
<td>Load transient 0 A to 1 A</td>
<td>Figure 14</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK5 - 1.8V AUX</td>
<td>Ch1: (I_{\text{OUT}}) (1 V = 10 A), Ch4: SW node, Ch2: (V_{\text{OUT}})</td>
<td>Load transient 0 A to 0.5 A</td>
<td>Figure 15</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK6 - VCCODDR</td>
<td>Ch1: (I_{\text{OUT}}) (1 V = 10 A), Ch4: SW node, Ch2: (V_{\text{OUT}})</td>
<td>Load transient 0 A to 0.5 A</td>
<td>Figure 16</td>
</tr>
<tr>
<td><strong>Output ripple</strong></td>
<td>TPS650864 BUCK1 - 3.3V</td>
<td>Ch2: (V_{\text{OUT}}), Ch4: SW node</td>
<td>(V_{\text{IN}} = 12 \text{ V}, \ I_{\text{OUT}} = 5 \text{ A})</td>
<td>Figure 17</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK2 - VCCPINT</td>
<td>Ch2: (V_{\text{OUT}}), Ch4: SW node</td>
<td>(V_{\text{IN}} = 12 \text{ V}, \ I_{\text{OUT}} = 3 \text{ A})</td>
<td>Figure 18</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK3 - VMGTAVTT</td>
<td>Ch2: (V_{\text{OUT}}), Ch4: SW node</td>
<td>(V_{\text{IN}} = 3.3 \text{ V}, \ I_{\text{OUT}} = 2 \text{ A})</td>
<td>Figure 19</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK4 - VMGTAVCC</td>
<td>Ch2: (V_{\text{OUT}}), Ch4: SW node</td>
<td>(V_{\text{IN}} = 3.3 \text{ V}, \ I_{\text{OUT}} = 2 \text{ A})</td>
<td>Figure 20</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK5 - 1.8V AUX</td>
<td>Ch2: (V_{\text{OUT}}), Ch4: SW node</td>
<td>(V_{\text{IN}} = 3.3 \text{ V}, \ I_{\text{OUT}} = 1.1 \text{ A})</td>
<td>Figure 21</td>
</tr>
<tr>
<td></td>
<td>TPS650864 BUCK6 - VCCODDR</td>
<td>Ch2: (V_{\text{OUT}}), Ch4: SW node</td>
<td>(V_{\text{IN}} = 12 \text{ V}, \ I_{\text{OUT}} = 2 \text{ A})</td>
<td>Figure 22</td>
</tr>
<tr>
<td><strong>Sequence</strong></td>
<td></td>
<td></td>
<td>—</td>
<td>Figure 23</td>
</tr>
<tr>
<td></td>
<td>Sequence from CTL3 SYSEN to VCCINT</td>
<td></td>
<td>—</td>
<td>Figure 24</td>
</tr>
<tr>
<td></td>
<td>Sequence from VCCINT to VMGTAVCC</td>
<td></td>
<td>—</td>
<td>Figure 25</td>
</tr>
<tr>
<td></td>
<td>Sequence from CTL4 to VMGTAVCCAUX</td>
<td></td>
<td>—</td>
<td>Figure 26</td>
</tr>
<tr>
<td></td>
<td>Sequence from CTL4 to LDOA1</td>
<td></td>
<td>—</td>
<td>Figure 27</td>
</tr>
<tr>
<td><strong>Thermal</strong></td>
<td>All rails</td>
<td>Thermal image with FLIR during operation</td>
<td>All rails loaded 50% of max design to currents, ambient temperature = 23°C, soak time = 5 min</td>
<td>Figure 28</td>
</tr>
</tbody>
</table>
7.1 Efficiency

Figure 3. TPS544C25 – VCCINT Efficiency

Figure 4. TPS6508640 BUCK1 – 3.3-V Efficiency

Figure 5. TPS6508640 BUCK2 – VCCPINT Efficiency

Figure 6. TPS6508640 BUCK3 – VMGTAVT Efficiency

Figure 7. TPS6508640 BUCK4 – VMGTAVCC Efficiency

Figure 8. TPS6508640 BUCK5 – 1.8-V AUX Efficiency

Figure 9. TPS6508640 BUCK6 – VCCODDR Efficiency
7.2 Transients

Figure 10. TPS544C25 – VCCINT

Figure 11. TPS6508640 BUCK1 – 3.3-V Load Transient

Figure 12. TPS6508640 BUCK2 – VCCPINT Load Transient

Figure 13. TPS6508640 BUCK3 – VMGTA VTT Load Transient

Figure 14. TPS6508640 BUCK4 – VMGTA VCC Load Transient

Figure 15. TPS6508640 BUCK5 – 1.8-V AUX Load Transient

Figure 16. TPS6508640 BUCK6 – VCCODDR Load Transient
7.3 Output Ripple

Figure 17. TPS6508640 BUCK1 – 3.3-V Output Ripple

Figure 18. TPS6508640 BUCK2 – VCCPINT Output Ripple

Figure 19. TPS6508640 BUCK3 – VGMTAVTT Output Ripple

Figure 20. TPS6508640 BUCK4 – VMGTAVCC Output Ripple

Figure 21. TPS6508640 BUCK5 – 1.8-V AUX Output Ripple

Figure 22. TPS6508640 BUCK6 – VCCODDR Output Ripple
7.4 Sequence

Figure 23. Sequence From CTL3 SYSEN to VCCINT

Figure 24. Sequence From VCCINT to VMTGAVCC

Figure 25. Sequence From CTL4 to VMGTAVCCAUX

Figure 26. Sequence From CTL4 to LDOA1

Figure 27. Sequence CTL5 Enabling VTT
7.5 Thermal Performance

![Thermal Performance of PMP12004-HE Design](image)

Figure 28. Thermal Performance of PMP12004-HE Design
8 Design Files

8.1 Schematics
To download the schematics, see the design files at PMP12004-HE.

8.2 Bill of Materials
To download the bill of materials (BOM), see the design files at PMP12004-HE.

8.3 PCB Layout Recommendations
For an example layout, refer to the PMP12004-HE board files at PMP12004-HE.

8.3.1 TPS6508640 and CSD87331Q3D
For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator can have stability problems and EMI issues. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitors, output capacitors, and inductors must be placed as close as possible to the IC. Use a common-ground node for power ground and use a different, isolated node for control ground to minimize the effects of ground noise. Connect these ground nodes close to the AGND pin by one or two vias. Below is a list of other basic requirements and guidelines:

- Do not allow the AGND, PGNDSNSx, or FBGND2 to connect to the thermal pad on the top layer.
- To ensure proper sensing based on FET, the Rds_{ON} and PGNDSNSx must not connect to PGND until very close to the PGND pin of the FET.
- All inductors, input and output caps, and FETs for the converters and controller must be on the same board layer as the IC.
- To achieve the best regulation performance, place feedback connection points near the output capacitors and minimize the control feedback loop as much as possible.
- Bootstrap capacitors must be placed close to the IC.
- The internal reference regulators must have their input and output caps placed close to the IC pins.
- Route DRVHx and SWx as a differential pair. Ensure that there is a PGND path routed in parallel with DRVLx, which provides optimal driver loops.

8.3.2 TPS544C25
- As with any switching regulator, there are several signal paths that conduct fast switching voltages or currents. Minimize the loop area formed by these paths and their bypass connections.
- Bypass the V_{IN} pins to GND with a low-impedance path. Power-stage input bypass capacitors should be as close as physically possible to the V_{IN} and GND pins. Additionally, a high-frequency bypass capacitor in 0402 package on the V_{IN} pins can help to reduce switching spikes, which can be tucked right underneath the IC on the other side of the PCB to keep a minimum loop.
- The BP6 bypass capacitor carries large switching current for gate driver. Bypassing the BP6 pin to GND with a low-impedance path is very critical to the stable operation of the TPS544x25 devices. Place BP6 high frequency bypass capacitors as close as possible to the device pins, with a minimum return loop back to ground.
- The VDD and BP3 also require good local bypassing. Place bypass capacitors as close as possible to the device pins, with a minimum return loop back to ground and this return loop should be kept away from fast switching voltage and main current path, as well as BP6 current path. Poor bypassing on VDD and BP3 can degrade the performance of the regulator.
- Keep signal components local to the device, and place them as close as possible to the pins to which they are connected. These components include the feedback resistors, the RT resistor, the VSET resistor, the SS resistor, as well as ADDR0 and ADDR1 resistors. These components should also be kept away from fast switching voltage and current paths. Those components can be terminated to GND with minimum return loop or bypassed to a separate low impedance analog ground (AGND) copper area, which is isolated from fast switching voltage and current paths and has a single
connection to PGND on the thermal tab through the AGND pin.  
- The PGND pin (pin 26) must be directly connected to the thermal pad of the device on the PCB, with a low noise, low-impedance path to ensure accurate current monitoring.  
- Minimize the SW copper area for the best noise performance. Route sensitive traces away from SW and BOOT, as these nets contain fast switching voltages, and lend easily to capacitive coupling.  
- Snubber component placement is critical to its effectiveness of ringing reduction. These components should be on the same layer as the TPS544x25 devices and be kept as close as possible to the SW and GND copper areas.  
- The V\textsubscript{IN} and VDD pins must be the same potential for accurate short circuit protection, but high frequency switching noise on the VDD pin can degrade performance. VDD should be connected to V\textsubscript{IN} through a trace from the input copper area. Optionally form a small low-pass R-C between V\textsubscript{IN} and VDD, with the VDD bypass capacitor (1 \mu F) and a 0-2 \Omega resistor between V\textsubscript{IN} and VDD.  
- Route the VOUTS+ and VOUTS– lines from the output capacitor bank at the load back to the device pins as a tightly coupled differential pair. Keeping these traces away from switching or noisy areas is critical, as they can add differential-mode noise.  
- Routing of the temperature sensor traces is critical to the noise performance of temperature monitoring. Keep these traces away from switching areas or high current paths on the layout. TI also recommends to use a small 1-nF capacitor from TSNS/SS to AGND to improve the noise performance of temperature readings.

8.3.3 Layout Prints
To download the layer plots, see the design files at PMP12004-HE.

8.4 Altium Project
To download the Altium project files, see the design files at PMP12004-HE.

8.5 Gerber Files
To download the Gerber files, see the design files at PMP12004-HE.

8.6 Assembly Drawings
To download the assembly drawings, see the design files at PMP12004-HE.

9 References

10 Terminology
- Buck— A type of step down DC-DC regulator.  
- Converter— A DC-DC regulator with integrated FETs.  
- Controller— A DC-DC regulator that requires external FETs.  
- RRH— Remote radio head  
- BH— Backhaul
# Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<table>
<thead>
<tr>
<th>Changes from Original (April 2016) to A Revision</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Changed to updated block diagram.</td>
<td>1</td>
</tr>
<tr>
<td>• Added improved diagram for ZU9EG/ZU15EG</td>
<td>3</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated (‘TI’), reference designs are solely intended to assist designers (‘Designer(s)’) who are developing systems that incorporate TI products. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.

TI’s provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other information or services does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such reference designs or other items.

TI reserves the right to make corrections, enhancements, improvements and other changes to its reference designs and other items.

Designer understands and agrees that Designer remains responsible for using its independent analysis, evaluation and judgment in designing Designer’s systems and products, and has full and exclusive responsibility to assure the safety of its products and compliance of its products (and of all TI products used in or for such Designer’s products) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any systems that include TI products, Designer will thoroughly test such systems and the functionality of such TI products as used in such systems.

Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof.

Use of the reference design or other items described above may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

TI’s standard terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products. Additional terms may apply to the use or sale of other types of TI products and services.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.