Design Guide: PMP9778
Low Radiated EMI Boost Converter Reference Design With TPS61088

Design Overview
This reference design delivers a low radiated EMI solution with boost converter TPS61088. By minimizing the high di/dt critical path area, using an integrated ground plane next to the topside signal layer, placing an appropriate RC snubber at the SW node, this reference design can get more than 6dB margin in the EN55022 and CISPR22 class B radiation test. The output power capability of this reference design is 18 W. The whole solution size is only 4.6 cm².

Design Features
- 2.7V to 4.2V input voltage range
- 5V/3A, 9V/2A and 12V/1.5A output capability
- More than 6dB margin in EN55022 and CISPR22 class B radiation test
- Small solution size
- Ideal for power bank, blue-tooth speaker application, etc.

Design Resources

PMP9778
Design folder

TPS61088
Product Folder

Ask The Analog Experts
WEBENCH® Design Center
TI Precision Designs Library

⚠️ An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

TINA-TI is a trademark of Texas Instruments
WEBENCH is a registered trademark of Texas Instruments

TIDUBT9A - May 2016 - Revised November 2019
Copyright © 2019, Texas Instruments Incorporated
Contents

1 Introduction .................................................................................................................................... 3
2 Specification................................................................................................................................... 4
3 Design Process .............................................................................................................................. 4
  3.1 Layout Notification .................................................................................................................. 4
  3.2 Ferrite Bead Selection ............................................................................................................. 4
4 Test Result ..................................................................................................................................... 6
5 Schematic, Bill of Materials and PCB Layout.................................................................................. 8
  5.1 Schematic .............................................................................................................................. 8
  5.2 Bill of Materials ....................................................................................................................... 9
  5.3 PCB Layout ............................................................................................................................ 9

List of Figures

1 EN55022 and CISPR22 Class B Radiated Emission Limit ............................................................ 3
2 Critical Current Path of Boost Converter .................................................................................... 4
3 Impedance VS. Frequency Characteristics (BLM21PG300SN1) .................................................. 5
4 Setup of the Radiated EMI Test .................................................................................................... 6
5 Radiated EMI Result (Vin=3.3V, Vo=5V/Io=3A) ............................................................................. 6
6 Radiated EMI Result (Vin=3.3V, Vo=9V/Io=2A) ........................................................................... 7
7 Radiated EMI Result (Vin=3.3V, Vo=12V/Io=1.5A) .................................................................... 7
8 PMP9778 Schematic .................................................................................................................... 8
9 PMP9778 Top layer and Top Silkscreen ....................................................................................... 9
10 PMP9778 Internal Layer 1 .......................................................................................................... 10
12 PMP9778 Internal Layer 2 .......................................................................................................... 10
13 PMP9778 Assembly Drawing ...................................................................................................... 11

List of Tables

1 Performance Specification ............................................................................................................ 4
2 PMP9778 Bill of Materials .......................................................................................................... 9
# 1 Introduction

The Synchronous boost converter TPS61088 is an easy to use step-up DC-DC converter which provides a high efficiency and small size solution in portable systems. It is widely used in quick charge power bank, blue-tooth speaker, portable POS terminal, etc. Some customer fail the EN55022 and CISPR22 Class B radiated emission test though they have already used multi-layer PCB, added RC snubber and used enough decoupling caps in the circuit. By study, we found that almost all of the failures are caused by poor layout.

Good layout from first prototype at the beginning of the design does not add to cost. But actually it saves significant resources in mechanical shielding design, EMI filters selection and EMI testing, PCB layout and board assembly.

This reference design delivers a low radiated EMI solution with boost converter TPS61088. By minimizing the high di/dt critical path area, using an integrated ground plane next to the topside signal layer, placing an appropriate RC snubber at the SW node, this reference design can get higher than 6dB margin in the EN55022 and CISPR22 class B radiation test.

Figure 1 shows the EN55022 and CISPR22 class B radiated emission limit. To get higher than 6dB margin during the radiation test, the test result at 30-230MHz range should be lower than 34dBμV/m, at 230MHz-1GHz range should be lower than 41dBμV/m.

![Figure 1. EN55022 and CISPR22 Class B Radiated Emission Limit](image)
2 Specification

Table 1 gives out the performance specification of this reference design. Under the specified input voltage and output power range, the radiated emission margin should be higher than 6dB to the EN55022 and CSIPR 22 class B limit.

<table>
<thead>
<tr>
<th>Input Voltage</th>
<th>Output Voltage/Output Current</th>
<th>Radiated Emission Margin</th>
</tr>
</thead>
<tbody>
<tr>
<td>3V-4.2V</td>
<td>5V/3A, 9V/2A, 12V/1.5A</td>
<td>&gt;6dB</td>
</tr>
</tbody>
</table>

3 Design Process

This section provides the PMP9778 layout notification and ferrite bead selection. Poor layout will lead to poor radiation EMI. Please refer to the application note SLVA790 for the method of layout optimization. For the power components and compensation network calculation, please refer to the TPS61088 datasheet.

3.1 Layout Notification

Figure 2 shows the topology and critical current path of the Boost converter. The current flowing through S2, S1 and the output capacitor Cout is a pulsating current (red loop). So we should minimize the area enclosed by this loop during the layout. The traces in connection of TPS61088’s VOUT pin and the output decoupling capacitors should be short and wide.

Figure 2. Critical Current Path of Boost Converter

Secondly, put a solid ground plane with minimum distance to the signal layer (in this reference design, top layer is the signal layer). We use a 1.2 mm thickness 4-layer PCB in this reference design, the ground plane is right under the signal layer. The distance from the ground plane to the signal layer is only 0.4mm.

Thirdly, add a RC snubber across the TPS61088’s SW pin and power ground. The RC snubber can effectively damp out SW voltage ring, which helps reducing the radiated EMI levels. It should be placed as close as possible to the switch node and power ground.

Finally, put the main inductor L1 and the boost converter TPS61088 on the same layer. The copper plane in connection of L1 and TPS61088’s SW pin should be small and on the same layer to avoid spreading high frequency noises to the other layers.

3.2 Ferrite Bead Selection

The output bead filter L01 (Figure 8) is an important component in this reference design. We need to select it carefully because all of the output DC current flows through this bead. An improper ferrite bead can’t improve the radiation EMI and may even degrade the circuit performance.
Firstly, the noise frequencies must fall within the bead’s resistive band. That is, we should carefully studying the impedance versus frequency characteristics when choosing a ferrite bead. Make sure the bead’s resistive impedance is much higher than the reactive impedance in the noise frequency range.

Secondly, the ferrite bead’s rated current should be at least 30% higher than the expected maximum current. Because the ferrite bead will become saturated in high current condition.

Thirdly, the ferrite bead’s DC resistance should be as low as possible. Because the ferrite bead is in series with the power line, any DC current flowing through it will create a voltage drop proportional to the DC resistance. So high DC resistance may leads to poor load regulation and lower efficiency.

We choose Murata part BLM21PG300SN1 in this reference design. The DC resistance of this 4-A rating bead is only 14 mΩ. Its impedance versus frequency characteristic is shown in Figure 3. We can see that this bead provides optimum performance at noise frequencies from 100 MHz to 3 GHz range.

Figure 3. Impedance VS. Frequency Characteristics (BLM21PG300SN1)
4 Test Result

Figure 4 shows the setup of the radiated EMI test. The PCB board under the test should be put on the middle of the table border. The position of the input source, PCB board and the output load should keep unchanged in each test. The input source should use batteries instead of a DC power supply. Because the DC power supply itself will generate electromagnetic radiation during the test and make the test result much worse than the real circuit.

![Figure 4. Setup of the Radiated EMI Test](image)

Figure 4, figure 6 and figure 7 show the PMP9778 radiated EMI results at different output load conditions. These tests were performed in a third party certified 3 meter EMI chamber. We can see that all the tests passed the EN55022 and CISPR22 Class B limit, with higher than 6 dB margin.

![Figure 5. Radiated EMI Result (VIN=3.3V, VO=5V/iO=3A)](image)
Figure 6. Radiated EMI Result (VIN=3.3V, VO=9V/IO=2A)

Figure 7. Radiated EMI Result (VIN=3.3V, VO=12V/IO=1.5A)
5 Schematic, Bill of Materials and PCB Layout

This section provides the PMP9778 schematic, bill of materials (BOM) and board layout.

5.1 Schematic

Figure 8 illustrates the schematic of this reference design.

Figure 8. PMP9778 Schematic
5.2 Bill of Materials

Table 2 displays the PMP9778 bill of materials.

Table 2. PMP9778 Bill of Materials

<table>
<thead>
<tr>
<th>Designator</th>
<th>QTY</th>
<th>Value</th>
<th>Description</th>
<th>Package</th>
<th>Part Number</th>
<th>MFG</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1, C2, C4, C5</td>
<td>4</td>
<td>22uF</td>
<td>CAP, CERM, 22 µF, 16 V, +/- 10%, X5R, 1206</td>
<td>1206</td>
<td>GRM31CR61C226KE15L</td>
<td>MuRata</td>
</tr>
<tr>
<td>C3</td>
<td>1</td>
<td>1uF</td>
<td>CAP, CERM, 1 µF, 25 V, +/- 10%, X7R, 0603</td>
<td>0603</td>
<td>GRM188R71E105KA12D</td>
<td>MuRata</td>
</tr>
<tr>
<td>C6</td>
<td>1</td>
<td>0.01uF</td>
<td>CAP, CERM, 0.01 µF, 25 V, +/- 10%, X7R, 0603</td>
<td>0603</td>
<td>GRM188R71E103KA01D</td>
<td>MuRata</td>
</tr>
<tr>
<td>C7</td>
<td>1</td>
<td>10uF</td>
<td>CAP, CERM, 10 µF, 25 V, +/- 10%, X5R, 0805</td>
<td>0805</td>
<td>GRM219R61E106KA12</td>
<td>MuRata</td>
</tr>
<tr>
<td>C8</td>
<td>1</td>
<td>4700pF</td>
<td>CAP, CERM, 4700 pF, 50 V, +/- 10%, X5R, 0402</td>
<td>0402</td>
<td>GRM155R61H472KA01D</td>
<td>MuRata</td>
</tr>
<tr>
<td>C9, C16</td>
<td>2</td>
<td>0.1uF</td>
<td>CAP, CERM, 0.1uF, 16V, +/- 10%, X5R, 0402</td>
<td>0402</td>
<td>GRM155R61C104KA88D</td>
<td>MuRata</td>
</tr>
<tr>
<td>C12</td>
<td>1</td>
<td>2200pF</td>
<td>CAP, CERM, 2200 pF, 50 V, +/- 5%, C0G/NP0, 0603</td>
<td>0603</td>
<td>GRM1885C1H222JA01D</td>
<td>MuRata</td>
</tr>
<tr>
<td>C14</td>
<td>1</td>
<td>4.7uF</td>
<td>CAP, CERM, 4.7 µF, 25 V, +/- 10%, X5R, 0603</td>
<td>0603</td>
<td>GRM188R61E475KE11D</td>
<td>MuRata</td>
</tr>
<tr>
<td>C15</td>
<td>1</td>
<td>0.047uF</td>
<td>CAP, CERM, 0.047 µF, 16 V, +/- 10%, X7R, 0402</td>
<td>0402</td>
<td>GRM155R71C473KA01D</td>
<td>MuRata</td>
</tr>
<tr>
<td>L01</td>
<td>1</td>
<td>30 ohm</td>
<td>Ferrite Bead, 30 ohm @ 100 MHz, 3.5 A, 0805</td>
<td>0805</td>
<td>BLM21PG300SN1</td>
<td>MuRata</td>
</tr>
<tr>
<td>L1</td>
<td>1</td>
<td>1.8uH</td>
<td>Inductor, Shielded Drum Core, Metal Composite, 1.2 µH, 12.9 A, 0.007 ohm, SMD</td>
<td>9.5x8.7mm</td>
<td>CDMC8D28NPN-1R2MC</td>
<td>Sumida</td>
</tr>
<tr>
<td>R1</td>
<td>1</td>
<td>768k</td>
<td>RES, 768 k, 1%, 0.063 W, 0402</td>
<td>0402</td>
<td>CRCW0402768KFKED</td>
<td>Vishay-Dale</td>
</tr>
<tr>
<td>R5, R8</td>
<td>2</td>
<td>100k</td>
<td>RES, 100k ohm, 1%, 0.063W, 0402</td>
<td>0402</td>
<td>CRCW0402100KFKED</td>
<td>Vishay-Dale</td>
</tr>
<tr>
<td>R6</td>
<td>1</td>
<td>17.4k</td>
<td>RES, 17.4k ohm, 1%, 0.063W, 0402</td>
<td>0402</td>
<td>CRCW040217K4FKED</td>
<td>Vishay-Dale</td>
</tr>
<tr>
<td>R7</td>
<td>1</td>
<td>330k</td>
<td>RES, 330 k, 5%, 0.063 W, 0402</td>
<td>0402</td>
<td>CRCW0402330KJNED</td>
<td>Vishay-Dale</td>
</tr>
<tr>
<td>R20</td>
<td>1</td>
<td>0</td>
<td>RES, 0, 5%, 0.063 W, 0402</td>
<td>0402</td>
<td>RC0402JR-070RL</td>
<td>Yageo America</td>
</tr>
<tr>
<td>U1</td>
<td>1</td>
<td>13.2-V Output, Synchronous Boost Converter with 10-A Switch, RHL0020A</td>
<td>RHL0020A</td>
<td>TPS61088RHLR</td>
<td>Texas Instruments</td>
<td></td>
</tr>
<tr>
<td>C13</td>
<td>0</td>
<td>47pF</td>
<td>CAP, CERM, 47 pF, 50 V, +/- 1%, C0G, 0402</td>
<td>0402</td>
<td>GRM1555C1H470FA01D</td>
<td>MuRata</td>
</tr>
<tr>
<td>R11</td>
<td>1</td>
<td>1.00</td>
<td>RES, 1.00, 1%, 0.125 W, 0805</td>
<td>0805</td>
<td>CRCW08051R00FKEA</td>
<td>Vishay-Dale</td>
</tr>
</tbody>
</table>

5.3 PCB Layout

Figure 9 through Figure 22 show the PMP9778 PCB layout.
Figure 10. PMP9778 Bottom layer and Bottom Silkscreen

Figure 11. PMP9778 Internal Layer 1

Figure 12. PMP9778 Internal Layer 2
Figure 13. PMP9778 Assembly Drawing
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated