**TI Designs**

**Isolated Self-Powered AC Solid-State Relay With MOSFETs**

---

**Description**

The TIDA-01065 reference design is a relay replacement that enables efficient power management for a low-power alternative to standard electromechanical relays. The galvanic isolation is implemented capacitively, creating a cost-efficient, reduced footprint solution for multiple relay replacement in thermostats and other similar equipment.

**Features**

- No Clicking Sound
- MOSFET Based Design for Fast ON and OFF
- Galvanic Isolation
- Self-Powered
- Zero Power From Thermostat Battery
- Inherent Snubber Circuit Reducing Voltage Spike Created by Inductive Loads
- Undervoltage Protection
- Cost-Efficient BOM
- Reduced Footprint

**Applications**

- Thermostats
- HVAC Systems
- Building Automation

---

**Resources**

- TIDA-01065 Design Folder
- ATL431 Product Folder
- LMV339 Product Folder
- SN74LVC1G74 Product Folder
- SN74LVC1G08 Product Folder
- CSD18541F5 Product Folder
- TIDA-00377 Tools Folder
- TIDA-00751 Tools Folder
- TIDA-01064 Tools Folder

---

An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.
1 System Overview

1.1 System Description

A solid-state relay (SSR) is an electronic switching device that switches on or off when a small external voltage is applied across its control terminals. SSRs consist of an input logic to respond to an appropriate input (control signal), a solid-state electronic switching device to switch power to the load circuitry, and a coupling mechanism to enable the control signal to activate this switch without mechanical parts. The SSR may be designed to control either an AC or DC voltage or current load. It serves the same function as an electromechanical relay, but has no moving parts.

SSRs use power semiconductor devices such as thyristors or transistors to switch currents up to 100 A. SSRs have fast switching speeds compared with electromechanical relays and have no physical contacts to wear out. To apply an SSR, the user must consider their lower ability to withstand momentary overload compared with electromechanical contacts and their initial higher "on" state resistance. Unlike an electromechanical relay, an SSR provides only limited switching arrangements (single-pole, single-throw switching).

This SSR is an isolated, self-powered reference design for mechanical relay replacement in thermostat applications, where the thermostat is battery powered and includes more than one relay. The SSR is self-powered through the AC line of the HVAC system and provides undervoltage lockout (UVLO). See Figure 1 for the block diagram.

![Figure 1. TIDA-01065 SSR With MOSFETs Block Diagram](image)

1.1.1 Choosing Between SSR Reference Designs

The TI Designs portfolio has four available SSR reference designs: TIDA-00377, TIDA-00751, TIDA-01064, and TIDA-01065. They differ in terms of power consumption, galvanic isolation, voltage and current protection, and cost. See Table 1 for a feature comparison between the three designs.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TIDA-00377</th>
<th>TIDA-00751</th>
<th>TIDA-01064</th>
<th>TIDA-01065</th>
</tr>
</thead>
<tbody>
<tr>
<td>Self-powered</td>
<td>√</td>
<td>√</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>Isolation</td>
<td>√</td>
<td>√</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>Snubber circuit</td>
<td>√</td>
<td>√</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>UVLO</td>
<td>√</td>
<td>√</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>OCP</td>
<td>√</td>
<td>√</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>Low cost</td>
<td>√</td>
<td>√</td>
<td>√</td>
<td>√</td>
</tr>
</tbody>
</table>
1.1.1.1 **Power Consumption**

The TIDA-00377, TIDA-01064, and TIDA-01065 do not consume any power from the thermostat battery. They are self-powered and consume < 0.4 mA from the HVAC system. Alternatively, the TIDA-00751 consumes power from the thermostat battery during both on- and off-states. The SSR consumes 1.2 mA from the battery during on-state and < 0.2 mA during off-state.

1.1.1.2 **Galvanic Isolation**

The TIDA-00751 and TIDA-01065 include galvanic isolation, whereas the TIDA-00377 and TIDA-01064 do not. The TIDA-00377 and TIDA-01064 are designed for single relay replacement in low-cost thermostats. Considering that this TI Design is replacing a single relay, isolation is not needed. If galvanic isolation is necessary, use the TIDA-00751 or TIDA-01065. The isolation for the TIDA-00751 and TIDA-01065 are performed using magnetic coupling and capacitive coupling, respectively.

1.1.1.3 **Voltage and Current Protection**

The TIDA-01064 and TIDA-01065 include UVLO, TIDA-00377 includes both UVLO and overcurrent protection (OCP) circuits, and TIDA-00751 includes neither. UVLO protects the low AC power supply, which also translates to the DC power supply of the SSR. This will enable the self-powering feature. OCP protects the MOSFET switch from overcurrent and to detect short circuits.

1.1.2 **N-Channel Power MOSFET**

In residential as well as commercial building automation applications, 24 V \( V_{AC} \) is used as the standard power supply voltage. When an isolated SSR is used in thermostat applications as a replacement for the mechanical relay, the maximum operating voltage of the power switch is peak voltage of one transformer. Taking into account the input voltage variations, 20 to 30 \( V_{AC} \), the peak DC voltage rises up to 43 V. For that reason, this design uses power MOSFETs with a breakdown voltage of 60 V.

1.1.3 **Input Logic Control**

In thermostat applications, power consumption is one of the main concerns. To ensure a long battery life, the control logic, in most cases a dedicated microcontroller, provides a control signal for a short period of time before it goes in a low-power or sleep mode. Turnon and turnoff signals are two different signals that are active for short periods of the time. For that reason, the input control logic uses the Texas Instruments D-type flip-flop, SN74LVC1G74 with a 5-V supply voltage. This circuit will set the output signal high on a short, low ON pulse and reset the output signal low when a short, low OFF signal is applied.

1.1.4 **Galvanic Isolation**

In thermostats that include more than one relay, it is important that each relay be galvanically isolated. These types of systems can include two separate transformers with two separate grounds. Connection of these grounds could cause interference and potentially damage the thermostat and the SSR. A cost-effective and space conscious way to perform isolation is with capacitors. Capacitors block common-mode (DC) voltage and allow the passing of alternating (AC) signals. An AC signal from the primary side of the capacitor (thermostat) can be used as a logic control signal on the secondary side of the capacitor. The secondary control signal is created by converting the AC signal to a DC signal by means of diodes and an RC network. Due to the need for a low pulse at the inputs of the D-type flip-flop, two of the comparators from the LMV339 are used to invert and level shift the signal. AC signals at high frequencies allow the use of small capacitors resulting in reduced power loss. For this reason, 0.015-\( \mu F \) capacitors were chosen. The voltage rating for the capacitors was chosen to be 100 V, which is above the maximum peak load voltage of 43 V and lowest in cost.
1.1.5 Gate Driver

Fast turnon and turnoff time of the power MOSFETs are necessary for the self-powering function of this SSR. The time is controlled by the current flow during the gate-to-source capacitance charge and discharge of the MOSFETs. The positive AND gate SN74LVC1G08 with a 5-V supply rail is able to provide the necessary charge and discharge current for fast turnon and turnoff. It also provides 5 V \( V_{GS} \) to keep the on-state resistance low. Also, it will fully discharge the gate-to-source capacitance to ensure complete turnoff of the MOSFETs. The two inputs of the AND gate incorporate the control from the D-type flip-flop and the UVLO.

1.1.6 Power Management

Power consumption is another main concern in thermostat applications because the circuitry makes up the thermostat control consumes its power from an onboard battery. To avoid additional power consumption and extend the lifetime of the battery, this SSR reference design is self-powered through the 24-V AC power line. By using the body diodes of the power MOSFETs and two additional diodes, the 24 V \( V_{AC} \) is rectified to 33 V \( V_{DC} \), which is further stepped down to provide power to the remaining of the SSR circuitry. The voltage regulation is performed by one low-power shunt regulators, the ATL431, with quiescent current of only 25 \( \mu A \).

1.1.7 Undervoltage Lockout

For proper voltage regulation of the control logic power supply, the input DC voltage must maintain a certain minimum threshold level. If the AC voltage or rectified AC voltage of the load, \( V_{DC} \), drops below the desired rail voltages, the shunt regulator will no longer be able to regulate, disabling the operability of the SSR. Due to the nature of the DC power supply during the ON time of the MOSFETs, the DC supply capacitor will have a tendency to fully discharge. To prevent this, a reference voltage is set on the UVLO to shortly turn off the MOSFETs when the minimum voltage is met and allows the DC supply capacitor to recharge without affecting the load. This will keep \( V_{DC} \) at a voltage where the shunt regulator can regulate properly. To perform this function, one of the comparators from the LMV339 is used.

1.2 Key System Specifications

<table>
<thead>
<tr>
<th>SPECIFICATION</th>
<th>VALUE</th>
<th>DETAILS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic input level</td>
<td>3.3 V</td>
<td>See Section 1.1.3</td>
</tr>
<tr>
<td>AC voltage input range</td>
<td>20 to 30 V</td>
<td>See Section 1.1.1</td>
</tr>
<tr>
<td>Maximum current</td>
<td>2 A(^{(1)})</td>
<td>—</td>
</tr>
<tr>
<td>Turnon and turnoff time</td>
<td>&lt; 2 ( \mu s )</td>
<td>See Section 4.2</td>
</tr>
<tr>
<td>On-state current consumption (typ)</td>
<td>165 ( \mu A )</td>
<td>See Section 4.2</td>
</tr>
<tr>
<td>Off-state current consumption (typ)</td>
<td>240 ( \mu A )</td>
<td>See Section 4.2</td>
</tr>
<tr>
<td>Operating temperature</td>
<td>0°C to 60°C</td>
<td>—</td>
</tr>
<tr>
<td>Working environment</td>
<td>Indoor building automation</td>
<td>—</td>
</tr>
</tbody>
</table>

\(^{(1)}\) Typical \( R_{\text{UA}} = 245^\circ\text{C}/\text{W} \)
1.3 Block Diagram

Figure 2. TIDA-01065 SSR With MOSFET Block Diagram With Component List

1.4 Highlighted Products

The SSR reference design features the following devices:

- CSD18541F5: 60-V N-Channel FemtoFET Power MOSFET
- SN74LVC1G74: Single Positive-Edge-Triggered D-Type Flip-Flop
- SN74LVC1G08: Single 2-Input Positive-AND Gate
- ATL431: 2.5-V Low Iq Adjustable Precision Shunt Regulator
- LMV339: Quad General Purpose Low-Voltage Comparators
2 System Design Theory

2.1 Basic SSR Theory

An alternative to the electromechanical switch is an SSR with a MOSFET. SSRs are integrated electrical circuits that act as a mechanical switch. The relays can be switched much faster and are not prone to wear because of the absence of moving parts. Another advantage is that less current and voltage is needed for SSRs to control high-voltage AC loads.

This design uses a two N-channel MOSFET topology serving two main functions. The first function is to perform the switching. By using two MOSFETs, both positive and negative current are allowed to flow during the ON time, as shown in Figure 3a. During the OFF time, the body diodes block the current flow because the top and bottom body diode become reverse bias, shown in Figure 3b.

Figure 3. Functionality of MOSFETs for (a) ON and (b) OFF Times

The second function of the two N-channel MOSFET topology is to self-power the system by assisting in the AC voltage rectification. See Section 2.2 for more details.
2.2 Basic Power Management Theory

The two MOSFET body diodes of the switch and two external diodes create a full-wave rectification circuit that converts the AC power supply at the terminals to a DC voltage that can then be stepped down to desired levels. The control logic and gate driver are powered by the resulting DC voltage and therefore does not consume any power from the thermostat battery.

2.2.1 Full-Wave Rectification

When the SSR is not active, the 24-V$_\text{AC}$ voltage from the HVAC system, across HV1 and HV2, is rectified using external diodes in addition to the two body diodes of the MOSFETs. When the MOSFETs are off, the resulting full-wave rectified waveform has a peak DC voltage of 34 V, calculated by Equation 1.

$$V_{P_{\text{DC}}} = \sqrt{2} \times V_{\text{AC}} - 2 \times V_F$$  \hspace{1cm} (1)

With the addition of the capacitor, the rectified AC waveform is smoothed out providing a nominal average DC voltage. The ripple of the DC voltage is determined by the value of the capacitor and the current flowing through it over a period of time, as described in Equation 2.

$$\Delta V_{\text{DC}} = \frac{i \times \Delta t}{C_{\text{DC}}}$$  \hspace{1cm} (2)

The resulting waveforms are shown in Figure 5.
Figure 5. Full-Wave Rectification Waveforms
2.2.2 DC Power Supplies

The single DC rail voltage used in this reference design is 5 V. The 5-V supply rail is chosen based on the gate-to-source voltage on the MOSFETs to provide a low on-state resistance (see Figure 6).

![Figure 6. On-State Resistance as Function of Gate-to-Source Voltage of CSD18541F5](image)

**Figure 6. On-State Resistance as Function of Gate-to-Source Voltage of CSD18541F5**

### 2.2.2.1 5-V Power Supply

The 5-V supply uses the low I\textsubscript{Q} adjustable precision shunt regulator ATL431. Along with the regulator are three resistors with the DC supply voltage provided by the rectified AC input voltage. One of the resistors, R3, provides the cathode current, I\textsubscript{KA}, and the other two, R1 and R2, create a resistive divider to set the output voltage, V\textsubscript{OUT}. The NPN transistor provides current to the remaining blocks of the SSR, reducing the total power consumption of R3.

![Figure 7. Schematic of 5-V Supply](image)
Table 3. ATL431 Electrical Characteristics Over Recommended Operating Conditions 25°C

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{\text{REF}}$</td>
<td>Reference voltage</td>
<td>2475</td>
<td>2500</td>
<td>2525</td>
<td>mV</td>
</tr>
<tr>
<td>$V_{\text{univ}}$</td>
<td>Deviation of reference input voltage over full temperature range</td>
<td>5</td>
<td>15</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>$\Delta V_{\text{REF}} / \Delta V_{\text{KA}}$</td>
<td>Ratio of change in reference voltage to the change in cathode voltage</td>
<td>-0.4</td>
<td>-2.7</td>
<td></td>
<td>mV/V</td>
</tr>
<tr>
<td>$I_{\text{REF}}$</td>
<td>Reference input current</td>
<td>30</td>
<td>150</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>$I_{\text{univ}}$</td>
<td>Deviation of reference input current over full temperature range</td>
<td>20</td>
<td>50</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>$I_{\text{MIN}}$</td>
<td>Minimum cathode current for regulation</td>
<td>20</td>
<td>35</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$I_{\text{OFF}}$</td>
<td>Off-state cathode current</td>
<td>0.05</td>
<td>0.2</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$</td>
<td>Z_{\text{KA}}</td>
<td>\rangle$</td>
<td>Dynamic impedance</td>
<td>0.05</td>
<td>0.3</td>
</tr>
</tbody>
</table>

Table 3 specifies when $V_{\text{KA}} = V_{\text{REF}}$ and $I_{\text{KA}} = 1$ mA the nominal $V_{\text{REF}}$, (labeled as $V_{\text{NOM}}$) is 2.5 V. The reference voltage varies with cathode voltage at two different rates: $-0.4 \text{ mV/V}$ from $V_{\text{REF}}$ to 10 V, and $-0.1 \text{ mV/V}$ above 10 V. The nominal reference pin current is 30 nA.

The $Z_{\text{KA}}$ parameter offsets $V_{\text{REF}}$ by $(I_{\text{KA}} - I_{\text{NOM}}) \times Z_{\text{KA}}$. In addition, the $\Delta V_{\text{REF}} / \Delta V_{\text{KA}}$ parameter offsets $V_{\text{REF}}$ by either $-0.4 \text{ mV} \times (V_{\text{KA}} - 2.5 \text{ V})$, if $V_{\text{KA}} \leq 10 \text{ V}$, or $-10.5 \text{ mV} - 0.1 \text{ mV/V} \times (V_{\text{KA}} - 10 \text{ V})$ if $V_{\text{KA}} > 10 \text{ V}$. The $-10.5 \text{ mV}$ constant is the $V_{\text{REF}}$ offset as $V_{\text{KA}}$ changes from $V_{\text{NOM}}$ to 10 V, $(10 \text{ V} - 2.5 \text{ V}) \times -0.4 \text{ mV/V}$.

For the 5-V supply, the parameters for $V_{\text{KA}} < 10 \text{ V}$ are used for Equation 3 because $V_{\text{KA}} = 5.6 \text{ V}$ due to the voltage drop across the NPN transistor.

$$V_{\text{REF}} = V_{\text{NOM}} + (I_{\text{KA}} - I_{\text{NOM}}) \times Z_{\text{KA}} + (V_{\text{KA}} - V_{\text{NOM}}) \times \Delta V_{\text{REF}} / \Delta V_{\text{KA}}$$

(3)

Now that $V_{\text{REF}}$ is solved, $R1$ and $R2$ can be determined.

$$R1 = \frac{V_{\text{REF}}}{I_{\text{FB}}}$$

(4)

$$R2 = \frac{V_{\text{REF}}}{(I_{\text{FB}} - I_{\text{REF}})}$$

(5)

**NOTE:** $R2$ current is smaller than $R1$ current.

The design goal is to set the cathode of the ATL431 to 5.6 V by providing a minimum cathode current of 20 µA, and a feedback current and resistor bridge that will keep $V_{\text{KA}}$ within a narrow supply range of ±2% to ±3%. The following parameters are calculated using the formula derived in the general example for $V_{\text{KA}} < 10 \text{ V}$.

$$V_{\text{REF}} = 2.500 \text{ V} + (20 \text{ µA} - 1 \text{ mA}) \times 0.05 \Omega + (5.6 \text{ V} - 2.5 \text{ V}) \times -0.4 \text{ mV/V}$$

$$V_{\text{REF}} = 2.4987 \text{ V}$$

$$R1 = \frac{5 \text{ V} - 2.4987 \text{ V}}{2 \text{ µA}}$$

$$R1 = 1.251 \text{ MΩ}$$

$$R2 = \frac{2.4987 \text{ V}}{(2 \text{ µA} - 30 \text{ nA})}$$

$$R2 = 1.268 \text{ MΩ}$$
The closest standard 1% resistor value for R1 is 1.24 MΩ and for R2 is 1.27 MΩ.

To calculate R3, it is necessary to know the base current of the NPN transistor. Use the maximum required emitter current of 300 μA to sufficiently supply the 5-V load current.

\[ I_B = \frac{I_C}{h_{FE}} \]  

\[ I_B = \frac{300 \, \mu A}{400} \]

\[ I_B = 750 \, nA \]

Use the maximum required base current, the minimum UVLO voltage of 13 V, the maximum cathode voltage, and the maximum value for the minimum cathode current of 35 μA to calculate the resistance R3.

\[ R_3 = \frac{(V_{DC} - V_{KA})}{(I_{KA} + I_B)} \]  

\[ R_3 = \frac{(13 \, V - 5.7 \, V)}{(35 \, \mu A + 750 \, nA)} \]

\[ R_3 = 204.196 \, k\Omega \]

The closest standard 1% resistor value for R3 is 205 kΩ.

For stability reasons, a ceramic capacitor is placed in the feedback loop of the regulator, between the cathode and reference nodes. The capacitor introduces a zero to the system, and when properly placed will increase the phase margin of the regulator to avoid oscillation and decrease ringing on the output.

2.3 **MOSFET Selection**

Thermostats consisting of multiple relays control heating and cooling systems that can be connected up to two separate 24-V AC connections, one transformer for the heating system and one for the cooling system. This reference design is for thermostats and HVAC systems where the red (RH and RC) wires of the thermostat are not connected. This means that the two heating and cooling system transformers are not connected and each SSR will connect to a single transformer.

Power relays with a standard 24-V\textsubscript{AC} excitation and contact rating of 40 A have a coil resistance of 660 Ω. The 120- to 24-V\textsubscript{AC} transformer output voltage can range from 20 to 30 V\textsubscript{AC}. Therefore, each MOSFET must be able to handle a drain-to-source voltage and current of 43 V\textsubscript{DC} and 0.12 A, respectively. The CSD18541F5 was chosen for its 60-V drain-to-source voltage package size and cost.

When SSR is used to turn on and off inductive loads, take care to limit overvoltage spikes during the turnoff process. The DC supply capacitor and external rectification diodes create a snubber circuit to absorb the energy from inductive load during turnoff. When the switch is turned off, the current from the inductive load is interrupted causing the voltage to spike. For additional precaution, a transient voltage suppression (TVS) diode is added across the MOSFETs. For the DC application unidirectional TVS is sufficient, where for an AC application a bidirectional TVS is required.
2.4 Undervoltage Lockout Design Theory

When the relay is not active, the DC supply capacitor charges from the 24-V AC power supply. When the relay is active, the voltage across the MOSFETs reduces down to zero, causing the DC supply capacitor to start to discharge, as shown in Figure 8 and Figure 9. If the DC source voltage becomes too low, the ATL431 shunt regulator will not regulate and the SSR will no longer be able to function. An UVLO is included in this reference design to momentarily turn off the MOSFETs and allow the DC supply capacitor to recharge.

![Diagrams](https://www.ti.com/assets/images/buffered/diagram.png)

Figure 8. DC Power Supply and UVLO Circuit

![Waveforms](https://www.ti.com/assets/images/buffered/waveforms.png)

Figure 9. Resulting Waveforms for DC Supply and UVLO When SSR Cycles are ON and OFF
A minimum voltage of 13 V is chosen to maintain the DC source voltage above the ATL431 cathode voltage. When the DC source voltage goes below 13 V, the LMV339 will output a logic low, which will be sent to the logic control to turn off the MOSFETs. The duration of the low output is determined by the time constant for the RC network at the output of the UVLO comparator.

To calculate values of the RC network, use the desired delay time and Equation 8 and Equation 9.

\[ \tau = R_{UVLO} \times C_{UVLO} \]  
\[ V_{UVLO}(t) = 5 \times \left(1 - e^{-\frac{t}{\tau}}\right) \]

### 2.5 Isolation Design Theory

The galvanic isolation for the SSR is performed using capacitors, C1 and CISO\_GND shown in Figure 10. The capacitors block direct current (DC), enabling each side of the capacitor to operate at different common voltages, separating the grounds. Alternating current (AC) is allowed to flow enabling the transfer of the control signal from the primary side to the secondary side. This is done using a square wave signal through C1 and CISO\_GND providing an isolated ground path for the return current. To provide the proper logic level required by the D-type flip-flop, the input PWM signal must be converted to a DC signal, then inverted and level shifted.

![Figure 10. Capacitive Isolation Network With Logic Control](image-url)
The control AC to DC signal conversion is achieved using the diodes and passive network shown at the input of the comparators in Figure 10. When the AC signal is applied and is logic level HIGH, D1 will conduct allowing C2 to charge as shown in Figure 11a. When the PWM signal is logic level LOW, D1 is reverse biased and D2 conducts discharging C1 shown in Figure 11b. By choosing a large value for R2, the discharge time for C2 will be slow enough to hold the charge until the AC is again logic level HIGH. For the duration the AC signal is applied, C2 will continue to charge to a voltage set by the capacitive divider, C1 and C2, and resistive divider, R1 and R2. When the voltage across C2 increases above the reference voltage of the LM339, the open collector output will pull the voltage low, enabling the preset or clear of the output of the flip-flop.

![Figure 11. Mode of Isolation Network During (a) V_{HIGH} and (b) V_{LOW} of PWM Input Signal](image)

When the AC signal is removed, C2 will discharge through R2. When the voltage across C2 decreases below the reference voltage of LM339, the output will be pulled high by the pullup resistors at the output of the comparator shown in Figure 10 disabling the preset of the flip-flop.

### 2.6 Control Logic Design Theory

The control logic circuitry uses short, LOW logic level pulses at the inputs of the D-type flip-flop, the SN74LVC1G74, to turn on and off the MOSFETs. See Table 4 for the logic levels of the output Q in reference to the input logic levels of /PRE and /CLR. Output Q is sent to one input of the AND gate, the SN74LVC1G08, whose other input is connected to the output of the UVLO comparator, as shown in Figure 12. The AND gate incorporates the control functionality of the UVLO with the input enable signal and drives the MOSFET gates.

![Figure 12. Control Logic and Gate Driver Schematic](image)
When the SSR is initially connected to the power source, the flip-flop output will be in an unknown state. To initialize the flip-flop in the desired off-state, connect an RC network to the positive input of the comparator and connect D to GND. After the rail voltages are stable, the signal at the comparator input will increase depending on the time constant of the network. When the RC signal passes the $V_{\text{REF1V5}}$ threshold, the Q output will be set to a logic level LOW setting the SSR in an off-state.

For the full logic sequence to turn on and off the switch through the D-type flip-flop, see Figure 13.

<table>
<thead>
<tr>
<th>/PRE</th>
<th>/CLR</th>
<th>CLK</th>
<th>D</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>X</td>
<td>X</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>↑</td>
<td>L</td>
<td>L</td>
</tr>
</tbody>
</table>

Figure 13. SSR Turnon and Turnoff Logic Sequence
Getting Started Hardware

3 Getting Started Hardware

3.1 Board Overview

For ease of use, all of the components, headers, and test points are located on the top side of the board, shown in Figure 14. The signal chain starts on the left side of the board and moves to the right side of the board in a linear fashion. The input header, J7, is located on the left edge of the board and has connection points PWM OFF, PWM ON, and GND BATT for pulse width modulated (PWM) waveform inputs and primary-side ground for the isolation network. Moving to the right of the board are four headers, J1, J2, J3, and J6. The left-most header, J3, connects the 5-V\textsubscript{DC} supply rail to the isolation, logic control, and gate driving networks. To the right, the rectified AC voltage is connected the DC power supply through J1 and to the input of UVLO through J2. The remaining two pin header, J6, connects the output of the UVLO to the gate driver. On the far right is the terminal block, J5, which connects the circuit to the 24-V\textsubscript{AC} HVAC load. The ten surface mount test points provide access to different signals and ground.

![Figure 14. TIDA-01065 Reference Design Hardware](image)

3.2 Operating the Circuit

Before powering the board, set the headers in the orientation described in Table 5. Connect the HVAC system load last to power the board.

<table>
<thead>
<tr>
<th>HEADER</th>
<th>CONNECTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>J1</td>
<td>Short</td>
</tr>
<tr>
<td>J2</td>
<td>Short</td>
</tr>
<tr>
<td>J3</td>
<td>Short</td>
</tr>
<tr>
<td>J6</td>
<td>Short</td>
</tr>
<tr>
<td>J7</td>
<td>Pin 2 and Pin 3 to PWM sources (initially off), Pin 1 to battery GND</td>
</tr>
<tr>
<td>J8</td>
<td>24-V\textsubscript{AC} HVAC load</td>
</tr>
</tbody>
</table>

When the board is first powered on, the rectification diodes will provide the voltage to the DC power supply, which will enable, logic control, and gate driver. To turn on the MOSFETs, provide a PWM (3.3-V square wave, 400-kHz) signal to PWM ON for a short duration through pin 2 of J7. To turn off the MOSFETs, provide a PWM (3.3-V, 400-kHz) signal to PWM OFF for a short duration through pin 1 of J7. Do not apply PMW ON and PWM OFF signals at the same time, which will provide an unstable condition of the flip-flop.
### 4 Testing and Results

#### 4.1 Test Setup

Following the header orientation listed in Table 5, the circuit is tested using a Honeywell 120- to 24-V<sub>AC</sub> 40VA transformer, AT140B1214, similar to what is used in HVAC systems. A 24-V lightbulb is connected in series across terminal block J8 to provide a 0.18-A load, as shown in Figure 15. The initial testing procedure was to activate and deactivate the switch to see the light turn on and off. There was no flicker in the light, providing the initial results that the charging time of the DC supply capacitor was not too long.

![Figure 15. Test Setup of TIDA-01065 EVM, Light Bulb, and Transformer](image)

To verify specific functionality of this reference design, there are two necessary tests: current consumption from the 24-V<sub>AC</sub> line, and timing of the signal chain waveforms to validate self-powering and fast switching. The first test performed is the current consumption. These values were collected measuring the current flow through available headers using an ampere-meter during on- and off-states. The data was then verified by calculating the current through resistors by means of voltage measurements in addition to current rating of components from their datasheets.
The second test is to measure the timing of the control signals, which includes three sets of signals. The first set of signals measures the charging time of the DC supply capacitor. This is seen by probing J2, TP10, TP4, and AC1/AC2 as shown in Figure 16.

Figure 16. Probe Connections for Signal Chain Waveforms

The second and third signals are to check the turnon and turnoff delay of the MOSFETs. The turnon and turnoff functionality has been verified visually by the light bulb, but it is important to verify the speed of the switching as to efficiently charge the DC supply capacitor during active time. The waveforms captured are PWM ON or PWM OFF, TP3, TP4, and AC1/AC2, which can be found in Figure 20 and Figure 21 in Section 4.2.
4.2 Test Data

The total steady-state current consumption for both on and off times are found in Table 6. The steady-state currents for each block of the SSR for both on and off times are shown in Figure 17 and Figure 18.

Table 6. Total Measured Steady-State Current Consumption

<table>
<thead>
<tr>
<th>STATE</th>
<th>CURRENT (µA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ON time</td>
<td>164.83</td>
</tr>
<tr>
<td>OFF time</td>
<td>239.33</td>
</tr>
</tbody>
</table>

Figure 17. Measured Steady-State Current Consumption During ON Time

Figure 18. Measured Steady-State Current Consumption During OFF Time
Figure 19 displays charging time of the DC supply capacitor during the active time of the SSR. Active time of the SSR is when it is controlling the HVAC load and MOSFETs are ON also cycling through ON and OFF recharging the DC supply capacitor. The time between the rising and falling edge of the AC1 and AC2 waveform corresponds with the $V_{DC}$ charging time of $\sim 65 \, \mu s$, as shown in Figure 19. This also corresponds with the edges of TP10 (UVLO) and TP4 ($V_{GS}$), with the consideration of delay.

Figure 19. Charging Time of DC Supply Capacitor (Yellow) in Reference to TP10 (Blue), TP4 (Purple), and AC1/AC2 (Green)
Figure 20 shows the turnon delay time through an input PWM (3.3-V, 400-kHz) signal to PWM ON of the isolation network. From the rising edge of the PWM signal to the HIGH-to-LOW transition of the drain-to-source voltage ($V_{DS}$) of the MOSFET is 16.25 $\mu$s. In this TI Design, the turnon time of the MOSFETs ($AC1/AC2 = V_{DS}$) is 0.75 $\mu$s.

**Figure 20. ON Delay Waveforms From PWM ON Input (Yellow) to TP3 (Blue), TP4 (Purple), and $V_{DS}$ of MOSFETs (Green)**
Figure 21 shows the turnoff delay time through an input PWM (3.3-V, 400-kHz) signal to PWM OFF of the isolation network. From the rising edge of the PWM signal to the LOW-to-HIGH transition of the drain-to-source voltage (V_{DS}) of the MOSFETs is 17.9 \mu s. The turnoff time of the MOSFETs (AC1/AC2 = V_{DS}) is 0.75 \mu s.

Figure 21. OFF Delay Waveforms From PWM OFF Input (Yellow) to TP3 (Blue), TP4 (Purple), and V_{DS} of MOSFETs (Green)
5 Design Files

5.1 Schematics
To download the schematics, see the design files at TIDA-01065.

5.2 Bill of Materials
To download the bill of materials (BOM), see the design files at TIDA-01065.

5.3 PCB Layout Recommendations
A careful PCB layout is critical and extremely important in a high-current fast-switching circuit to provide appropriate device operation and design robustness. As with all switching power supplies, pay attention to detail in the layout to save time in troubleshooting later on.

5.3.1 Layout Prints
To download the layer plots, see the design files at TIDA-01065.

5.4 Altium Project
To download the Altium project files, see the design files at TIDA-01065.

5.5 Gerber Files
To download the Gerber files, see the design files at TIDA-01065.

5.6 Assembly Drawings
To download the assembly drawings, see the design files at TIDA-01065.
6 Related Documentation


6.1 Trademarks
All trademarks are the property of their respective owners.

7 About the Authors

**TATTIANA DAVENPORT** is a systems designer at Texas Instruments, where she is responsible for developing reference designs in the industrial segment. Tattiana has experience with general analog, power systems/electronics and automotive ADAS applications. Tattiana earned her Bachelor of Science and Master of Science in Electrical Engineering from California Polytechnic State University in San Luis Obispo, CA. Tattiana is also a member of the Society of Women Engineers (SWE).

**MIROSLAV OLIJACA** is the End Equipment Lead for building automation applications and system solutions. Miro has 30 years of engineering experience and has been granted at least a dozen patents, several related to high performance signal processing, and he has written many articles on the subject. Miro received his BSEE and MSEE from the University of Belgrade, Serbia.
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated