

## ***PMP40040 Test Results***

---

### **1 General**

#### 1.1 Purpose

This test report is to provide the detailed data for evaluating and verifying the PMP40040 which employs one Buck Converter ---- LMR23625 and a USB Charging Port Controller ---- TPS254900-Q1.

#### 1.2 Reference Documentation

Schematic: PMP40040\_Sch.pdf

Gerber: PMP40040\_GerberNCdrills.zip

Layer Plot: PMP40040\_PCBlayers.pdf

Assembly Drawing: PMP40040\_Assy.pdf

CAD File: PMP40040\_CAD.zip

BOM: PMP40040\_BOM.pdf

#### 1.3 Test Equipment

Multi-meter (current): Fluke 287C

Multi-meter (voltage): Fluke 287C

DC Source: Chroma 62012P-600-8

E-Load: Chroma 63105A module


Oscilloscope: Tektronix DPO3054

Electrical Thermography: Fluke Ti9

## 2 Performance Data and Waveform


### 2.1 Efficiency

Vin (V)	Iin (A)	VBUS (V)	Io (A)	Efficiency
9.003	0.026	5.039	0.016	35.09%
8.991	0.325	5.238	0.499	89.45%
8.979	0.672	5.441	0.998	89.99%
8.964	1.059	5.637	1.499	89.01%
8.947	1.499	5.819	1.998	86.69%
8.943	1.594	5.856	2.096	86.08%
12.002	0.021	5.036	0.009	17.38%
11.993	0.251	5.236	0.499	86.78%
11.983	0.514	5.438	0.998	88.11%
11.972	0.808	5.633	1.499	87.29%
11.960	1.134	5.820	1.998	85.75%
11.954	1.204	5.857	2.099	85.41%
14.502	0.020	5.035	0.009	15.10%
14.495	0.213	5.236	0.499	84.61%
14.486	0.432	5.438	0.998	86.73%
14.477	0.676	5.633	1.499	86.28%
14.467	0.947	5.820	1.998	84.89%
14.464	1.005	5.857	2.099	84.57%




## 2.2 Cable Compensation

Test the output voltage ( $V_{BUS}$ ) of DCDC converter with the increase of load current. The resistance of attached cable is about 370mOhm.




## 2.3 Start Up


Apply the input source to check system's the soft start.




Vin=9V and No Load  
CH1: VBUS 1V/Div




Vin=9V and Full Load  
CH1: VBUS 1V/Div




Vin=12V and No Load  
CH1: VBUS 1V/Div



Vin=12V and Full Load  
CH1: VBUS 1V/Div




Vin=14.5V and No Load  
CH1: VBUS 1V/Div




Vin=14.5V and Full Load  
CH1: VBUS 1V/Div

## 2.4 Shut Down


Remove the input source during normal operation.




Vin=9V and No Load  
CH1: VBUS 1V/Div




Vin=9V and Full Load  
CH1: VBUS 1V/Div




Vin=12V and No Load  
CH1: VBUS 1V/Div



Vin=12V and Full Load  
CH1: VBUS 1V/Div




Vin=14.5V and No Load  
CH1: VBUS 1V/Div




Vin=14.5V and Full Load  
CH1: VBUS 1V/Div


## 2.5 Output Voltage Ripple (20MHz BW Applied)




Vin=9V and No Load  
CH1: VBUS (AC Coupled) 10mV/Div




Vin=9V and Full Load  
CH1: VBUS (AC Coupled) 10mV/Div




Vin=12V and No Load



Vin=12V and Full Load




Vin=14.5V and No Load  
CH1: VBUS (AC Coupled) 10mV/Div




Vin=14.5V and Full Load  
CH1: VBUS (AC Coupled) 10mV/Div


## 2.6 Dynamic Performance




Vin=9V and Load switching from 0A to 2.1A  
CH1: VBUS (AC Coupled) 0.2V/Div  
CH4: Load Current 1A/Div




Vin=9V and Load switching from 2.1A to 0A  
CH1: VBUS (AC Coupled) 0.2V/Div  
CH4: Load Current 1A/Div




Vin=12V and Load switching from 0A to 2.1A  
CH1: VBUS (AC Coupled) 0.2V/Div  
CH4: Load Current 1A/Div



Vin=12V and Load switching from 2.1A to 0A  
CH1: VBUS (AC Coupled) 0.2V/Div  
CH4: Load Current 1A/Div




Vin=14.5V and Load switching from 0A to 2.1A  
 CH1: VBUS (AC Coupled) 0.2V/Div  
 CH4: Load Current 1A/Div



Vin=14.5V and Load switching from 2.1A to 0A  
 CH1: VBUS (AC Coupled) 0.2V/Div  
 CH4: Load Current 1A/Div

## 2.7 Thermal Performance

The board is applied a 12V DC voltage and runs about 10min for warming up.



## IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Designer(s)") who are developing systems that incorporate TI products. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.

TI's provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other information or services does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such reference designs or other items.

TI reserves the right to make corrections, enhancements, improvements and other changes to its reference designs and other items.

Designer understands and agrees that Designer remains responsible for using its independent analysis, evaluation and judgment in designing Designer's systems and products, and has full and exclusive responsibility to assure the safety of its products and compliance of its products (and of all TI products used in or for such Designer's products) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any systems that include TI products, Designer will thoroughly test such systems and the functionality of such TI products as used in such systems. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

TI's standard terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products. Additional terms may apply to the use or sale of other types of TI products and services.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2016, Texas Instruments Incorporated